Patent US5614957A successfully refreshed from Google Patents.
US5614957A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital picture-in-picture decoder
Assignee: Hitachi America Ltd
•
Filing: 1995-06-05
•
Granted: 1997-03-25
•
Expires: 2015-06-05
Abstract
Abstract Methods and apparatus for implementing a reduced cost HDTV/SDTV video decoder are disclosed. The described joint video decoder is capable of decoding HDTV pictures at approximately the resolution of standard definition television pictures and can be used to decode HDTV and/or SDTV pictures. The described video decoder may be used as part of a picture-in-picture decoder circuit for providing picture-in-picture capability without providing multiple full resolution video decoders. The reduction in decoder circuit complexity is achieved through the use of a plurality of data reduction techniques including the use of a preparser, downsampling, and truncating pixel values.
Inventors
- 👤 Jill M. Boyce
- 👤 Larry Pearlstein
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 10:45
CPC Classifications
H; H04; H04N; H04N19/00; G; G06; G06T; G06T3/00; G06T3/40; G06T3/4007; G06T3/4084; G11; G11B; G11B5/00; G11B5/008; G11B5/00813; G11B5/00847; G11B5/0086; H03; H03M; H03M7/00; H04N19/10; H04N19/102; H04N19/117; H04N19/124; H04N19/132; H04N19/134; H04N19/136; H04N19/137; H04N19/139; H04N19/157; H04N19/159; H04N19/16; H04N19/162; H04N19/169; H04N19/17; H04N19/172; H04N19/176; H04N19/18; H04N19/184; H04N19/189; H04N19/192; H04N19/40; H04N19/42; H04N19/423; H04N19/426; H04N19/427; H04N19/428; H04N19/44; H04N19/46; H04N19/48; H04N19/50; H04N19/503; H04N19/51; H04N19/513; H04N19/587; H04N19/59; H04N19/60; H04N19/61; H04N19/70; H04N19/80; H04N19/82; H04N19/90; H04N21/00; H04N21/20; H04N21/23; H04N21/231; H04N21/23106; H04N21/234; H04N21/2343; H04N21/236; H04N21/25; H04N21/266; H04N21/2662; H04N21/40; H04N21/41; H04N21/426; H04N21/43; H04N21/431; H04N21/4312; H04N21/4316; H04N21/432; H04N21/4325; H04N21/434; H04N21/438; H04N21/4382; H04N21/44; H04N21/4402; H04N21/440254; H04N21/440263; H04N21/45; H04N21/462; H04N21/4621; H04N5/00; H04N5/44; H04N5/445; H04N5/45; H04N5/46; H04N9/00; H04N9/79; H04N9/80; H04N9/804; H04N9/8042; G11B15/00; G11B15/02; G11B15/12; G11B15/125; G11B15/18; G11B15/1808; G11B15/1875; G11B15/46; G11B15/467; G11B15/4673; H04N19/13; H04N19/30; H04N19/91; H04N5/76; H04N5/78; H04N5/782; H04N5/7824; H04N5/7826; H04N5/78263; H04N9/82; H04N9/8205; H04N9/8227
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
153 words
A method of decoding a digital video signal including a picture of one of a first and a second degree of resolution, the first degree of resolution being a higher degree of resolution than the second degree of resolution, the picture including digital video data, the method comprising the steps of: providing a picture buffer for storing pictures; receiving the digital video signal including the picture; monitoring the digital video signal to determine whether the received picture is of the first or second degree of resolution; upon determining that the received picture is of the first degree of resolution performing the steps of: i. downsampling the picture to reduce the amount of video data included in the picture; and ii. storing the picture in the picture buffer; upon determining that the received picture is of the second degree of resolution performing the step of storing the picture in the picture buffer without downsampling.
Claim 2
Independent Claim
153 words
A method of decoding a digital video signal including a picture of one of a first and a second degree of resolution, the first degree of resolution being a higher degree of resolution than the second degree of resolution, the picture including digital video data, the method comprising the steps of: providing a picture buffer for storing pictures; receiving the digital video signal including the picture; monitoring the digital video signal to determine whether the received picture is of the first or second degree of resolution; upon determining that the received picture is of the first degree of resolution performing the steps of: i. downsampling the picture to reduce the amount of video data included in the picture; and ii. storing the picture in the picture buffer; upon determining that the received picture is of the second degree of resolution performing the step of storing the picture in the picture buffer without downsampling.
Claim 3
Dependent Claim
191 words
A digital picture-in-picture decoder circuit for decoding a primary picture to be displayed in a primary picture area and a second picture to be displayed in a secondary picture area, the secondary picture area being smaller than the primary picture area, the decoder circuit comprising: a full resolution video decoder for receiving and decoding a first set of digital video data including the primary picture; a first reduced resolution video decoder for receiving a second set of digital video data including the second picture and for decoding the received video data to generate a reduced resolution version of the second picture; a second reduced resolution video decoder for receiving a third set of digital video data including a third picture and for decoding a reduced resolution version of the third picture; and a post processor circuit coupled to the full resolution video decoder and the first and second reduced resolution video decoders, the post processor circuit operating to combine the reduced resolution version of the first full resolution picture, the reduced resolution version of the second picture and the reduced resolution version of the third picture to form the single picture.
Claim 4
Dependent Claim
191 words
A digital picture-in-picture decoder circuit for decoding a primary picture to be displayed in a primary picture area and a second picture to be displayed in a secondary picture area, the secondary picture area being smaller than the primary picture area, the decoder circuit comprising: a full resolution video decoder for receiving and decoding a first set of digital video data including the primary picture; a first reduced resolution video decoder for receiving a second set of digital video data including the second picture and for decoding the received video data to generate a reduced resolution version of the second picture; a second reduced resolution video decoder for receiving a third set of digital video data including a third picture and for decoding a reduced resolution version of the third picture; and a post processor circuit coupled to the full resolution video decoder and the first and second reduced resolution video decoders, the post processor circuit operating to combine the reduced resolution version of the first full resolution picture, the reduced resolution version of the second picture and the reduced resolution version of the third picture to form the single picture.
Claim 5
Dependent Claim
199 words
A digital video decoder circuit for decoding a primary picture represented by a first set of digital video data and a second picture represented by a second set of digital video data, the second set of digital video data including a plurality of macroblocks, each macroblock including a plurality of DCT coefficients, the decoder circuit comprising: a full resolution video decoder for receiving and decoding the first set of digital video data; a reduced resolution video decoder for receiving and decoding the second set of digital video data to generate a reduced resolution version of the second picture, the reduced resolution video decoder including: i. preparser means for receiving the second set of digital video data and for removing from each macroblock DCT coefficients that exceed a preselected maximum number of DCT coefficients per macroblock; and ii. a channel buffer coupled to the preparser means for temporarily storing the video data output by the preparser means; and a post processor circuit coupled to the full resolution decoder circuit and the reduced resolution decoder circuit, the post processor circuit operating to combine the primary full resolution picture and the reduced resolution version of the second picture into a single picture.
Claim 6
Dependent Claim
199 words
A digital video decoder circuit for decoding a primary picture represented by a first set of digital video data and a second picture represented by a second set of digital video data, the second set of digital video data including a plurality of macroblocks, each macroblock including a plurality of DCT coefficients, the decoder circuit comprising: a full resolution video decoder for receiving and decoding the first set of digital video data; a reduced resolution video decoder for receiving and decoding the second set of digital video data to generate a reduced resolution version of the second picture, the reduced resolution video decoder including: i. preparser means for receiving the second set of digital video data and for removing from each macroblock DCT coefficients that exceed a preselected maximum number of DCT coefficients per macroblock; and ii. a channel buffer coupled to the preparser means for temporarily storing the video data output by the preparser means; and a post processor circuit coupled to the full resolution decoder circuit and the reduced resolution decoder circuit, the post processor circuit operating to combine the primary full resolution picture and the reduced resolution version of the second picture into a single picture.
Claim 7
Dependent Claim
32 words
The digital video decoder circuit of claim 3, wherein the channel buffer is a size which is smaller than the size required to store the entire second set of digital video data.
Claim 8
Dependent Claim
83 words
The digital video decoder circuit of claim 4, wherein the reduced resolution video decoder further comprises: a syntax parser and variable length decoder circuit coupled to the channel buffer for variable length decoding the second set of digital video data; a downsampler coupled to the syntax parser and variable length decoder circuit for downsampling the variable length decoded video data to thereby reduce the amount of resolution of the second picture and the amount of video data used to represent the second picture.
Claim 9
Dependent Claim
43 words
The digital video decoder circuit of claim 5, wherein the full resolution video decoder is a HDTV decoder and wherein the reduced resolution video decoder is a reduced resolution video decoder that generates pictures 1/4×1/4 the size of the full resolution video decoder.
Claim 10
Dependent Claim
197 words
A digital video decoder circuit for decoding a primary picture represented by a first set of digital video data and a second picture represented by a second set of digital video data, the decoder circuit comprising: a full resolution video decoder for receiving and decoding the first set of digital video data; a first reduced resolution video decoder for receiving and decoding the second set of digital video data to generate a reduced resolution version of the second picture, the first reduced resolution video decoder including: i. a data reduction circuit for eliminating a portion of the data included in the second set of digital video data; and ii. a channel buffer coupled to the data reduction circuit for temporarily storing the video data output by the data reduction circuit, the channel buffer being a size which is smaller than the size required to store the entire second set of digital video data; and a post processor circuit coupled to the full resolution decoder circuit and the first reduced resolution decoder circuit, the post processor circuit operating to combine the primary full resolution picture and the reduced resolution version of the second picture into a single picture.
Claim 11
Dependent Claim
197 words
A digital video decoder circuit for decoding a primary picture represented by a first set of digital video data and a second picture represented by a second set of digital video data, the decoder circuit comprising: a full resolution video decoder for receiving and decoding the first set of digital video data; a first reduced resolution video decoder for receiving and decoding the second set of digital video data to generate a reduced resolution version of the second picture, the first reduced resolution video decoder including: i. a data reduction circuit for eliminating a portion of the data included in the second set of digital video data; and ii. a channel buffer coupled to the data reduction circuit for temporarily storing the video data output by the data reduction circuit, the channel buffer being a size which is smaller than the size required to store the entire second set of digital video data; and a post processor circuit coupled to the full resolution decoder circuit and the first reduced resolution decoder circuit, the post processor circuit operating to combine the primary full resolution picture and the reduced resolution version of the second picture into a single picture.
Claim 12
Dependent Claim
78 words
The video decoder circuit of claim 7, further comprising: a second reduced resolution video decoder coupled to the postprocessing circuit for receiving and decoding a third set of digital video data to generate a reduced resolution version of a third picture; and wherein the post processor circuit operates to combine the reduced resolution version of the third picture with the primary full resolution picture and the reduced resolution version of the second picture to form the single picture.
References Cited (Backward Citations)
US4238773A
Cited
US4469223A
Cited
US4931879A
Cited
US5367318A
Cited
US5091785A
Cited
US5313303A
Cited
US5237460A
Cited
US5420641A
Cited
US5335117A
Cited
US5422677A
Cited
US5386241A
Cited
US5390052A
Cited
US5361098A
Cited
US5477397A
Cited
US5408270A
Cited
US5463422A
Cited
US5398072A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-03-24 | 2000-09-23 | 2001-03-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-03-24 | 2004-09-23 | 2005-03-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-03-24 | 2008-09-23 | 2009-03-25 | $7700.00 | Window Closed / Lapsed |