US5621677A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for precharging match output in a cascaded content addressable memory system
Assignee: Avago Technologies International Sales Pte Ltd
•
Filing: 1994-04-29
•
Granted: 1997-04-15
•
Expires: 2014-04-29
Abstract
Abstract A method and apparatus for increasing the speed of a cascaded Content Addressable Memory (CAM) system by pre-charging the system match line of the CAM system are disclosed. The CAM system has (i) a plurality of CAM chips, (ii) a separate match output circuit for each CAM chip, (iii) a separate precharge circuit and pull-down circuit for each match output circuit and (iv) a system match line coupled to all of the match output circuits. Each of the precharge and pull-down circuits has an N-channel MOSFET. To increase the speed of the CAM system, the CAM system precharges the system match line so that the recovery time required for the system match line to change from a logic low to a logic high is minimized. Because each match output circuit has a precharge circuit, adding more CAM chips to the CAM system does not degrade the speed of the CAM system. The method for increasing the speed of the CAM system includes the steps of pre-charging the system match line, tri-stating the system match line and supplying a new match signal to its corresponding pull-down circuit.
Inventors
- 👤 Christopher W. Jones
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 15:52
CPC Classifications
G; G11; G11C; G11C15/00; G11C15/04
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
98 words
A method for operating a cascaded Content Addressable Memory (CAM) system having (i) a plurality of CAM chips, each of said CAM chips having a separate match output circuit least one of said match output circuits having a precharge circuit and a pull-down circuit and (ii) a system match line coupled to each of said match output circuits and to a load, the method comprising the steps of: pre-charging said system match line using each of said precharge circuits; tri-stating said system match line; and supplying of a new match signal to each of said match output circuits.
Claim 2
Independent Claim
98 words
A method for operating a cascaded Content Addressable Memory (CAM) system having (i) a plurality of CAM chips, each of said CAM chips having a separate match output circuit least one of said match output circuits having a precharge circuit and a pull-down circuit and (ii) a system match line coupled to each of said match output circuits and to a load, the method comprising the steps of: pre-charging said system match line using each of said precharge circuits; tri-stating said system match line; and supplying of a new match signal to each of said match output circuits.
Claim 3
Dependent Claim
41 words
The method according to claim 1 wherein each of said match output circuits has a separate precharge circuit and a separate pull down circuit coupled in series, wherein said new match signal is supplied to each of said pull down circuits.
Claim 4
Dependent Claim
17 words
The method according to claim 2 wherein each of said precharge circuits includes a first N-channel MOSFET.
Claim 5
Dependent Claim
17 words
The method according to claim 3 wherein each of said pull-down circuits includes a second N-channel MOSFET.
Claim 6
Dependent Claim
30 words
The method according to claim 4 wherein when said new match signal is high, a corresponding one of said second N-channel MOSFETS is on, pulling down said system match line.
Claim 7
Dependent Claim
24 words
The method according to claim 5 wherein when said new match signal is low, the corresponding one of said second N-channel MOSFETS is off.
Claim 8
Dependent Claim
24 words
The method according to claim 4 wherein said cascaded CAM system further includes a resistor, said resistor being coupled to said system match line.
Claim 9
Dependent Claim
25 words
The method according to claim 1 further comprising the step of tri-stating said system match line before the step of pre-charging said system match line.
Claim 10
Dependent Claim
152 words
A cascaded Content Addressable Memory (CAM) system comprising: a plurality of CAMs; each of said CAMs having a corresponding match output circuit for generating a match output on a match line, each of said match output circuits being coupled to a corresponding one of said match lines; each of said match output circuits having a precharge circuit and a pull-down circuit coupled to a corresponding one of said match lines; a system match line being coupled to each of said match lines; and a load being coupled to said system match line, said load for coupling to a power supply voltage, wherein each of said pre-charge circuits pre-charges said system match line before said match output circuits receive a new match signal, and wherein said system match line is tri-stated after each of said pre-charge circuits pre-charge said system match line and before said match output circuits receive said new match signal.
Claim 11
Dependent Claim
152 words
A cascaded Content Addressable Memory (CAM) system comprising: a plurality of CAMs; each of said CAMs having a corresponding match output circuit for generating a match output on a match line, each of said match output circuits being coupled to a corresponding one of said match lines; each of said match output circuits having a precharge circuit and a pull-down circuit coupled to a corresponding one of said match lines; a system match line being coupled to each of said match lines; and a load being coupled to said system match line, said load for coupling to a power supply voltage, wherein each of said pre-charge circuits pre-charges said system match line before said match output circuits receive a new match signal, and wherein said system match line is tri-stated after each of said pre-charge circuits pre-charge said system match line and before said match output circuits receive said new match signal.
Claim 12
Dependent Claim
19 words
The cascaded CAM system according to claim 9 wherein each of said precharge circuits includes a first N-channel MOSFET.
Claim 13
Dependent Claim
19 words
The cascaded CAM system according to claim 10 wherein each of said pull-down circuits includes a second N-channel MOSFET.
Claim 14
Dependent Claim
38 words
The cascaded CAM system according to claim 11 wherein each of said match output circuits includes a pull-up signal, each of said pull-up signals being coupled to a gate of a corresponding one of said first N-channel MOSFETs.
Claim 15
Dependent Claim
40 words
The cascaded CAM system according to claim 12 wherein each of said match output circuits includes said new match signal, each of said new match signals being coupled to a gate of a corresponding one of said second N-channel MOSFETs.
Claim 16
Dependent Claim
21 words
The cascaded CAM system according to claim 13 further comprising a resistor, said resistor being coupled to said system match line.
Claim 17
Dependent Claim
30 words
The cascaded CAM system according to claim 13 wherein when said new match signal is high, one of said second N-channel MOSFETS is on, pulling down said system match line.
Claim 18
Dependent Claim
25 words
The cascaded CAM system according to claim 15 wherein when said new match signal is low, said one of said second N-channel MOSFETS is off.
Claim 19
Dependent Claim
28 words
The cascaded CAM system according to claim 16 wherein when said pull-up signals are high, each of said first N-channel MOSFETs is on, pre-charging said system match line.
Claim 20
Dependent Claim
23 words
The cascaded CAM system according to claim 17 wherein when said pull-up signals are low, each of said first N-channel MOSFETs is off.
Claim 21
Dependent Claim
26 words
The cascaded CAM system according to claim 9 wherein said system match line is tri-stated before each of said precharge circuits precharges said system match line.
References Cited (Backward Citations)
US4538243A
Cited
US4694425A
Cited
US4808855A
Cited
US4965767A
Cited
US5047673A
Cited
US5031142A
Cited
US5034919A
Cited
US5130947A
Cited
US5192879A
Cited
JPH04259115A
Cited
JPH05191270A
Cited
US5153455A
Cited
US5345411A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-04-14 | 2000-10-14 | 2001-04-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-04-14 | 2004-10-14 | 2005-04-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-04-14 | 2008-10-14 | 2009-04-15 | $7700.00 | Window Closed / Lapsed |