Method and apparatus for asynchronously segmenting packets of multiple channels into ATM cells

Claim 3

The apparatus as set forth in claim 1, wherein the cellification block comprises a plurality of packet control data registers for storing packet control data for the packet of the ATM cell currently being constructed, and a multiplexor for selectively loading the packet control data from either a first or a second memory.

Claim 4

The apparatus as set forth in claim 1, wherein the cellification block comprises calculation circuitry for calculating packet control data for the ATM cell currently being constructed, and at least one writeback register for storing at least one packet control data calculated for the immediately preceding ATM cell constructed.

Claim 5

The apparatus as set forth in claim 1, wherein the cellification block comprises logic circuitry for maintaining buffer control data for the channel of the ATM cell currently being constructed, and at least one writeback register for storing at least one updated buffer control data for the immediately preceding ATM cell constructed.

Claim 6

The apparatus as set forth in claim 1, wherein the cellification block comprises a state machine for providing a feedback signal to the scheduler, informing the scheduler that the cellification block has substantially completed constructing the current ATM cell, buffer control data currently in cellification block may now be altered.

Claim 7

The apparatus as set forth in claim 1, wherein the cellification block comprises a state machine for providing a feedback signal to the scheduler informing the scheduler the cellification block has output the last word for the ATM cell currently being constructed, packet control data currently in cellification block may now be altered.

Claim 8

The apparatus as set forth in claim 1, wherein the scheduler is a state machine that runs continuously after initialization, transitioning between a plurality of states, including a first state where the state machine waits for the cellification block's notification that the cellification block has substantially completed construction of the current ATM cell.

Claim 9

The apparatus as set forth in claim 7, wherein the state machine further comprises a second state of conditionally reading the buffer control data of the current ATM cell's channel, and a third state of writing the buffer control data of the immediately preceding ATM cell's channel.

Claim 10

The apparatus as set forth in claim 1, wherein the scheduler is also used for scheduling a direct memory access cycle for a channel when the channel is serviced for a first time or whenever the buffered packet data for the channel fall below a predetermined threshold.

Claim 11

The apparatus as set forth in claim 9, wherein the scheduler is a state machine that runs continuously after initialization, transitioning between a plurality of states, including a first state where the state machine waits for the cellification block's notification that the cellification block has completed construction of the current ATM cell, a second state of reading the packet control data of the current ATM cell's channel, and a third state of scheduling a direct memory access cycle for the immediately preceding ATM cell's channel.

Claim 12

In a computer system, a method for constructing asynchronous transfer mode (ATM) cells for packets of multiple channels, the method comprising the steps of: (a) notifying a scheduler by a cellification block that the cellification block has substantially completed constructing a first ATM cell for a first packet of a first channel, buffer control data in cellification block may now be altered for the construction of a second ATM cell for a second packet of a second channel; (b) instructing the cellification block by the scheduler to save a copy of any updated packet control data associated with the first packet, and any updated buffer control data associated with the first channel that require write back to a control memory; (c) causing packet control data associated with the second packet, and buffer control data associated with the second channel to be retrieved for the scheduler and for the cellification block by the scheduler; (d) instructing the cellification block to proceed with construction of the second ATM cell by the scheduler, and in response, retrieving cell data for the second ATM cell by the cellification block using the retrieved buffer control data for the second channel, and constructing the second ATM cell by the cellification block using the retrieved cell data and the retrieved packet control data of the second packet; and (e) concurrent with the construction of the second ATM cell, determining if there were any updated packet control data associated with the first packet, and any updated buffer control data associated with the first channel by the scheduler, instructing the cellification block to perform the required writeback by the scheduler, and performing the required writeback by the cellification block.

Claim 13

In a computer system, a method for constructing asynchronous transfer mode (ATM) cells for packets of multiple channels, the method comprising the steps of: (a) notifying a scheduler by a cellification block that the cellification block has substantially completed constructing a first ATM cell for a first packet of a first channel, buffer control data in cellification block may now be altered for the construction of a second ATM cell for a second packet of a second channel; (b) instructing the cellification block by the scheduler to save a copy of any updated packet control data associated with the first packet, and any updated buffer control data associated with the first channel that require write back to a control memory; (c) causing packet control data associated with the second packet, and buffer control data associated with the second channel to be retrieved for the scheduler and for the cellification block by the scheduler; (d) instructing the cellification block to proceed with construction of the second ATM cell by the scheduler, and in response, retrieving cell data for the second ATM cell by the cellification block using the retrieved buffer control data for the second channel, and constructing the second ATM cell by the cellification block using the retrieved cell data and the retrieved packet control data of the second packet; and (e) concurrent with the construction of the second ATM cell, determining if there were any updated packet control data associated with the first packet, and any updated buffer control data associated with the first channel by the scheduler, instructing the cellification block to perform the required writeback by the scheduler, and performing the required writeback by the cellification block.

Claim 14

The method as set forth in claim 11, wherein, step (a) further comprises notifying the scheduler by the cellification block that the cellification has completed outputting the last word of the first ATM cell, packet control data in cellification block may now be altered for the cellification of the second ATM cell.

Claim 15

The method as set forth in claim 11, wherein the method further comprises the step of: (f) concurrent with the construction of the second ATM cell, determining if the first channel requires a direct memory access cycle to be scheduled to have additional packet data be loaded into buffers of the first channel, and if required, scheduling the direct memory access cycle for the channel.

Claim 16

A computer system comprising: (a) a first memory including a plurality of FIFO buffers for storing a plurality of packet data for a plurality of packets of a plurality of channels, one FIFO buffer per channel; (b) a second memory for storing a plurality of packet control data associated with the packets and a plurality of buffer control data associated with the FIFO buffers of the channels; (c) a cellification block coupled to the first and second memory for constructing asynchronous transfer mode (ATM) cells for the packets of the channels, including management of the packet control data, and management of the buffer control data, overlapping at least the construction of an ATM cell for a packet of a current channel with the management of the packet and buffer control data of an immediately preceding channel; and (d) a scheduler coupled to the cellification block for controlling the cellification block.

Claim 17

A computer system comprising: (a) a first memory including a plurality of FIFO buffers for storing a plurality of packet data for a plurality of packets of a plurality of channels, one FIFO buffer per channel; (b) a second memory for storing a plurality of packet control data associated with the packets and a plurality of buffer control data associated with the FIFO buffers of the channels; (c) a cellification block coupled to the first and second memory for constructing asynchronous transfer mode (ATM) cells for the packets of the channels, including management of the packet control data, and management of the buffer control data, overlapping at least the construction of an ATM cell for a packet of a current channel with the management of the packet and buffer control data of an immediately preceding channel; and (d) a scheduler coupled to the cellification block for controlling the cellification block.

Claim 18

The computer system as set forth in claim 14, wherein the cellification block comprises calculation circuitry for calculating packet control data for the ATM cell currently being constructed, and at least one writeback register for storing at least one packet control data calculated for the immediately preceding ATM cell constructed.

Claim 19

The computer system as set forth in claim 14, wherein the cellification block comprises logic circuitry for maintaining buffer control data for the channel of the ATM cell currently being constructed, and at least one writeback register for storing at least one updated buffer control data for the immediately preceding ATM cell constructed.

Claim 20

The computer system as set forth in claim 14, wherein the cellification block comprises a state machine for providing a feedback signal to the scheduler informing the scheduler that the cellification block has substantially completed constructing the current ATM cell, buffer control data in cellification block may now be altered for the construction of another ATM cell.

Claim 21

The computer system as set forth in claim 14, wherein the cellification block comprises a state machine for providing a feedback signal to the scheduler informing the scheduler the cellification block has output the last word for the ATM cell currently being constructed, packet control data in cellification block may now be altered for the construction of another ATM cell.

Claim 22

The apparatus as set forth in claim 14, wherein the scheduler is a state machine that runs continuously after initialization, transitioning between a plurality of states including a first state where the state machine waits for the cellification block's notification that the cellification block has completed construction of the current ATM cell, a second state of conditionally reading the buffer control data of the current ATM cell's channel, and a third state of writing the buffer control data of the immediately preceding ATM cell's channel.

Claim 23

The apparatus as set forth in claim 14, wherein, the scheduler is also used for scheduling a direct memory access cycle for a channel when the channel is serviced for a first time or whenever the buffered packet data for the channel fall below a predetermined threshold; the scheduler is a state machine that runs continuously after initialization, transitioning between a plurality of states including a first state where the state machine waits for the cellification block's notification that the cellification block has completed construction of the current ATM cell, a second state of reading the packet control data of the current ATM cell's channel, and a third state of scheduling a direct memory access cycle for the immediately preceding ATM cell's channel.