Patent US5703889A successfully refreshed from Google Patents.
US5703889A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High efficiency coding signal processing apparatus with error propagation influence reduction
Assignee: Toshiba Corp
•
Filing: 1994-12-14
•
Granted: 1997-12-30
•
Expires: 2014-12-14
Abstract
Abstract According to a high efficiency coding signal processing apparatus of the present invention, in order to suppress error propagation, effectively correct errors, and reduce a signal deterioration upon repetitive coding processing, a bit rate reduction circuit quantizes a video signal and outputs the resultant signal to low-and high-frequency encoders. A first transmission sequence packet circuit outputs low-frequency components at a predetermined period. A second transmission sequence packet circuit sequences and outputs high-frequency components. Since the low-frequency components and the high-frequency components are separately sequenced and transmitted, the low-frequency components are free from the influence of errors caused in the high-frequency components.
Inventors
- 👤 Kenji Shimoda
- 👤 Hitoshi Takeda
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 18:50
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/76; H04N5/91; H04N5/92; H04N5/926; H04N5/9261; H04N5/9264; H04N19/00; H04N19/10; H04N19/102; H04N19/115; H04N19/124; H04N19/134; H04N19/136; H04N19/14; H04N19/146; H04N19/149; H04N19/15; H04N19/157; H04N19/159; H04N19/169; H04N19/17; H04N19/172; H04N19/176; H04N19/18; H04N19/186; H04N19/30; H04N19/37; H04N19/46; H04N19/60; H04N19/85; H04N19/89; H04N21/00; H04N21/20; H04N21/23; H04N21/236; H04N21/40; H04N21/43; H04N21/434; H04N7/00; H04N7/24; H04N9/00; H04N9/79; H04N9/80; H04N9/804; H04N9/8042; H04N9/8047; H04N9/806; H04N9/8063; H04N9/8066; H04N9/87; H04N9/88; H04N9/888; H04N19/13; H04N19/65; H04N19/90; H04N19/91; H04N5/78; H04N5/782; H04N5/783
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
288 words
A high efficiency coding signal processing apparatus comprising: data compressing means for frequency transforming data which represents a frame of information and outputting transform coefficients, indicative thereof, the transform coefficients including low-frequency components and high-frequency components, the data comprising a predetermined number of blocks, each block comprising a predetermined number of pixels; low-frequency component coding means for receiving the low-frequency components of the transform coefficients outputted by the data compressing means, and for outputting low-frequency data by encoding the low-frequency components; high-frequency component coding means for receiving the high-frequency components of the transform coefficients outputted by the data compressing means, and for outputting high-frequency data by encoding the high-frequency components; first transmission sequence packet means for receiving the low-frequency data outputted by the low-frequency component coding means, for performing predetermined sequencing with respect to the low-frequency data at a first predetermined period including at least two blocks thereof, and for outputting sequenced low-frequency data; second transmission sequence packet means for receiving the high-frequency data outputted by the high-frequency component coding means, for performing predetermined sequencing with respect to the high-frequency data at a second predetermined period so that block numbers of the high-frequency data correspond to block numbers of the low-frequency data sequenced by said first transmission sequence packet means, and for outputting sequenced high frequency data; and transmitting means for separately transmitting the sequenced low-frequency data output by the first transmission sequence packet means and the sequenced high-frequency data output by the second transmission sequence packet means, so as to arrange all of the sequenced high-frequency data after all of the sequenced low-frequency data, thereby permitting the data to be determined based on the sequenced low-frequency data, even if an error occurs within the sequenced high-frequency data.
Claim 2
Dependent Claim
288 words
A high efficiency coding signal processing apparatus comprising: data compressing means for frequency transforming data which represents a frame of information and outputting transform coefficients, indicative thereof, the transform coefficients including low-frequency components and high-frequency components, the data comprising a predetermined number of blocks, each block comprising a predetermined number of pixels; low-frequency component coding means for receiving the low-frequency components of the transform coefficients outputted by the data compressing means, and for outputting low-frequency data by encoding the low-frequency components; high-frequency component coding means for receiving the high-frequency components of the transform coefficients outputted by the data compressing means, and for outputting high-frequency data by encoding the high-frequency components; first transmission sequence packet means for receiving the low-frequency data outputted by the low-frequency component coding means, for performing predetermined sequencing with respect to the low-frequency data at a first predetermined period including at least two blocks thereof, and for outputting sequenced low-frequency data; second transmission sequence packet means for receiving the high-frequency data outputted by the high-frequency component coding means, for performing predetermined sequencing with respect to the high-frequency data at a second predetermined period so that block numbers of the high-frequency data correspond to block numbers of the low-frequency data sequenced by said first transmission sequence packet means, and for outputting sequenced high frequency data; and transmitting means for separately transmitting the sequenced low-frequency data output by the first transmission sequence packet means and the sequenced high-frequency data output by the second transmission sequence packet means, so as to arrange all of the sequenced high-frequency data after all of the sequenced low-frequency data, thereby permitting the data to be determined based on the sequenced low-frequency data, even if an error occurs within the sequenced high-frequency data.
Claim 3
Dependent Claim
30 words
An apparatus according to claim 1, wherein said second transmission sequence packet means includes means for separately arranging Huffman codes and non-zero coefficient data codes included in the high-frequency components.
Claim 4
Dependent Claim
143 words
An apparatus according to claim 1, wherein: said first transmission sequence packet means sequences the low-frequency data at the first predetermined period so as to include two blocks of luminance signals and two blocks of color difference signals within a first area of the data; said second transmission sequence packet means sequences the high-frequency data at the second predetermined period so as to include two blocks of luminance signals and two blocks of color difference signals within a second area of the data; and said transmitting means arranges the low-frequency data and the high frequency data in the following order: the two blocks of luminance signals of the low-frequency data, the two blocks of color difference signals of the low-frequency data, the two blocks of luminance signals of the high-frequency data, and the two blocks of color difference signals of the high-frequency data.
Claim 5
Dependent Claim
130 words
A high efficiency coding signal processing apparatus comprising: decoding means for decoding variable-length data, the variable-length data being encoded in units of predetermined blocks within a frame; a decoding error detector for detecting an error block within the decoded data; holding means for holding the decoded data; and data length estimation means for receiving, from the holding means, a selected one of the blocks of the decoded data, for estimating, based upon a data length of the selected one of the blocks, a data length of the error block, and for designating a starting position for the decoding means to decode a subsequent block, the starting position being based upon the estimated data length of the error block, the selected block being the block which directly precedes the error block.
Claim 6
Dependent Claim
130 words
A high efficiency coding signal processing apparatus comprising: decoding means for decoding variable-length data, the variable-length data being encoded in units of predetermined blocks within a frame; a decoding error detector for detecting an error block within the decoded data; holding means for holding the decoded data; and data length estimation means for receiving, from the holding means, a selected one of the blocks of the decoded data, for estimating, based upon a data length of the selected one of the blocks, a data length of the error block, and for designating a starting position for the decoding means to decode a subsequent block, the starting position being based upon the estimated data length of the error block, the selected block being the block which directly precedes the error block.
References Cited (Backward Citations)
US4211996A
Cited
JPS5432240A
Cited
US4345272A
Cited
US4807033A
Cited
US4829522A
Cited
US4816914A
Cited
US5070503A
Cited
EP0345871A1
Cited
US4972417A
Cited
JPH02124690A
Cited
US5034965A
Cited
JPH0322735A
Cited
US5140417A
Cited
US5130993A
Cited
EP0436251A2
Cited
US5001561A
Cited
US5305332A
Cited
EP0493128A2
Cited
US5392037A
Cited
US5210605A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-12-29 | 2001-06-30 | 2001-12-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-12-29 | 2005-06-30 | 2005-12-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-12-29 | 2009-06-30 | 2009-12-30 | $7700.00 | Window Closed / Lapsed |