US5729152A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Termination circuits for reduced swing signal lines and methods for operating same
Assignee: Adeia Semiconductor Technologies LLC
•
Filing: 1995-10-27
•
Granted: 1998-03-17
•
Expires: 2015-10-27
Abstract
Abstract A memory device which utilizes a plurality of memory modules coupled in parallel to a master I/O module through a single directional asymmetrical signal swing (DASS) bus. This structure provides an I/O scheme having symmetrical swing around half the supply voltage, high through-put, high data bandwidth, short access time, low latency and high noise immunity. The memory device utilizes improved column access circuitry including an improved address sequencing circuit and a data amplifier within each memory module. The memory device includes a resynchronization circuit which allows the device to operate either synchronously and asynchronously using the same pins. Each memory module has independent address and command decoders to enable independent operation. Thus, each memory module is activated by commands on the DASS bus only when a memory access operation is performed within the particular memory module. The memory device includes redundant memory modules to replace defective memory modules. Replacement can be carried out through commands on the DASS bus. The memory device can be configured to simultaneously write a single input data stream to multiple memory modules or to perform high-speed interleaved read and write operations. In one embodiment, multiple memory devices are coupled to a common, high-speed I/O bus without requiring large bus drivers and complex bus receivers in the memory modules.
Inventors
- 👤 Wingyu Leung
- 👤 Winston Lee
- 👤 Fu-Chieh Hsu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 07:49
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/02; H04L25/0264; H04L25/028; G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4063; G06F13/4068; G06F13/4072; G06F13/4077; H04L25/026; H04L25/0292; Y; Y02; Y02D; Y02D10/00
Claims Analysis
Total Claims: 25
Claim 1
Independent Claim
148 words
A passive termination circuit for controlling the termination voltage of a bus comprising: a first terminal for receiving a first supply voltage; a second terminal for receiving a second supply voltage; a bus driver circuit having a first transistor of a first conductivity type coupled between said first terminal and said bus and a second transistor of a second conductivity type opposite said first conductivity type coupled between said second terminal and said bus; a first clamping resistor coupled between said bus and said second terminal; and a second clamping resistor coupled between said bus and said first terminal, wherein the termination voltage of the bus is equal to one half of the difference between the first and second supply voltages, and wherein said bus is coupled to CMOS circuitry having a threshold voltage equal to one half of the difference between said first and second supply voltages.
Claim 2
Dependent Claim
148 words
A passive termination circuit for controlling the termination voltage of a bus comprising: a first terminal for receiving a first supply voltage; a second terminal for receiving a second supply voltage; a bus driver circuit having a first transistor of a first conductivity type coupled between said first terminal and said bus and a second transistor of a second conductivity type opposite said first conductivity type coupled between said second terminal and said bus; a first clamping resistor coupled between said bus and said second terminal; and a second clamping resistor coupled between said bus and said first terminal, wherein the termination voltage of the bus is equal to one half of the difference between the first and second supply voltages, and wherein said bus is coupled to CMOS circuitry having a threshold voltage equal to one half of the difference between said first and second supply voltages.
Claim 3
Dependent Claim
20 words
The termination circuit of claim 1, wherein said first conductivity type is p-type and said second conductivity type is n-type.
Claim 4
Dependent Claim
20 words
The termination circuit of claim 1, wherein said first clamping resistor and said second clamping resistor have the same resistance.
Claim 5
Dependent Claim
63 words
The termination circuit of claim 1, further comprising a bus receiver having a third transistor with a gate coupled to said bus, a source coupled to said first terminal and a drain coupled to an output line and a fourth transistor with a gate coupled to said bus, a source coupled to said output line and a drain coupled to said second terminal.
Claim 6
Dependent Claim
14 words
The termination circuit of claim 4, wherein the bus receiver comprises a CMOS inverter.
Claim 7
Dependent Claim
192 words
A passive termination circuit for controlling the termination voltage of a bus comprising: a first terminal for receiving a first supply voltage; a second terminal for receiving a second supply voltage; a bus driver circuit having a first transistor of a first conductivity type coupled between said first terminal and said bus and a second transistor of a second conductivity type opposite said first conductivity type coupled between said second terminal and said bus; a first clamping resistor coupled between said bus and said second terminal; a second clamping resistor coupled between said bus and said first terminal, wherein the termination voltage of the bus is equal to one half of the difference between the first and second supply voltages; a bus receiver having a third transistor with a gate coupled to said bus, a source coupled to said first terminal and a drain coupled to an output line and a fourth transistor with a gate coupled to said bus, a source coupled to said output line and a drain coupled to said second terminal, wherein the termination voltage of the bus is equal to the threshold voltage of the bus receiver.
Claim 8
Dependent Claim
192 words
A passive termination circuit for controlling the termination voltage of a bus comprising: a first terminal for receiving a first supply voltage; a second terminal for receiving a second supply voltage; a bus driver circuit having a first transistor of a first conductivity type coupled between said first terminal and said bus and a second transistor of a second conductivity type opposite said first conductivity type coupled between said second terminal and said bus; a first clamping resistor coupled between said bus and said second terminal; a second clamping resistor coupled between said bus and said first terminal, wherein the termination voltage of the bus is equal to one half of the difference between the first and second supply voltages; a bus receiver having a third transistor with a gate coupled to said bus, a source coupled to said first terminal and a drain coupled to an output line and a fourth transistor with a gate coupled to said bus, a source coupled to said output line and a drain coupled to said second terminal, wherein the termination voltage of the bus is equal to the threshold voltage of the bus receiver.
Claim 9
Dependent Claim
26 words
The termination circuit of claim 6, wherein said third transistor is a p-channel field effect transistor and said fourth transistor is an n-channel field effect transistor.
Claim 10
Independent Claim
172 words
A method of terminating a bus which transitions between a first voltage and a second voltage, said method comprising the steps of: providing a first supply voltage to a first voltage supply; providing a second supply voltage to a second voltage supply; sourcing current in parallel from a first voltage supply through a first transistor and a first resistor, and sinking current to a second voltage supply through a second resistor as said bus transitions from said second voltage to said first voltage; and sourcing current from said first voltage supply through said first resistor, and sinking current to said second voltage supply in parallel through a second transistor and said second resistor as said bus transitions from said first voltage to said second voltage, wherein the termination voltage of the bus is equal to one half of the difference between the first and second supply voltages, said bus being coupled to CMOS circuitry having a threshold voltage equal to one half of the difference between the first and second supply voltages.
Claim 11
Independent Claim
172 words
A method of terminating a bus which transitions between a first voltage and a second voltage, said method comprising the steps of: providing a first supply voltage to a first voltage supply; providing a second supply voltage to a second voltage supply; sourcing current in parallel from a first voltage supply through a first transistor and a first resistor, and sinking current to a second voltage supply through a second resistor as said bus transitions from said second voltage to said first voltage; and sourcing current from said first voltage supply through said first resistor, and sinking current to said second voltage supply in parallel through a second transistor and said second resistor as said bus transitions from said first voltage to said second voltage, wherein the termination voltage of the bus is equal to one half of the difference between the first and second supply voltages, said bus being coupled to CMOS circuitry having a threshold voltage equal to one half of the difference between the first and second supply voltages.
Claim 12
Dependent Claim
46 words
The method of claim 8, wherein the first voltage is greater than the termination voltage of the bus and less than the first supply voltage, and wherein the second voltage is greater than the second supply voltage and less than the termination voltage of the bus.
Claim 13
Dependent Claim
130 words
An active termination circuit for a bus comprising: a first terminal for receiving a first supply voltage; a second terminal for receiving a second supply voltage; a bus driver circuit having a first transistor of a first conductivity type coupled between said first terminal and said bus and a second transistor of a second conductivity type opposite said first conductivity type coupled between said second terminal and said bus; a third transistor of said first conductivity type coupled between said bus and said second terminal; a fourth transistor of said second conductivity type coupled between said bus and said first terminal; and an inverter having an input coupled to said bus and an output coupled to the gate of said third transistor and to the gate of said fourth transistor.
Claim 14
Dependent Claim
130 words
An active termination circuit for a bus comprising: a first terminal for receiving a first supply voltage; a second terminal for receiving a second supply voltage; a bus driver circuit having a first transistor of a first conductivity type coupled between said first terminal and said bus and a second transistor of a second conductivity type opposite said first conductivity type coupled between said second terminal and said bus; a third transistor of said first conductivity type coupled between said bus and said second terminal; a fourth transistor of said second conductivity type coupled between said bus and said first terminal; and an inverter having an input coupled to said bus and an output coupled to the gate of said third transistor and to the gate of said fourth transistor.
Claim 15
Dependent Claim
51 words
The active termination circuit of claim 10, wherein said third transistor has approximately the same drive capability as said fourth transistor, said first transistor has approximately the same drive capability as said second transistor and said third and fourth transistors are approximately twice the size of said first and second transistors.
Claim 16
Dependent Claim
73 words
The termination circuit of claim 10, further comprising a bus receiver having a fifth transistor of said first conductivity type with a gate coupled to said bus, a source coupled to said first terminal and a drain coupled to an output line and a sixth transistor of said second conductivity type with a gate coupled to said bus, a source coupled to said output line and a drain coupled to said second terminal.
Claim 17
Dependent Claim
13 words
The termination circuit of claim 10, wherein the inverter is a CMOS inverter.
Claim 18
Dependent Claim
28 words
The termination circuit of claim 10, wherein the termination voltage of the bus is equal to one half of the difference between the first and second supply voltages.
Claim 19
Dependent Claim
32 words
The termination circuit of claim 10, wherein said bus is coupled to CMOS circuitry having a threshold voltage equal to one half of the difference between said first and second supply voltages.
Claim 20
Independent Claim
150 words
A method of terminating a bus which transitions between a first voltage and a second voltage, said method comprising the steps of: providing a first supply voltage to a first voltage supply; providing a second supply voltage to a second voltage supply; sourcing current from said first voltage supply to said bus through a first transistor of a first conductivity type and sinking current from said bus to said second voltage supply through a second transistor of said first conductivity type as said bus transitions from said second voltage to said first voltage; and sourcing current from said first voltage supply to said bus through a third transistor of a second conductivity type opposite said first conductivity type and sinking current from said bus to said second voltage supply through a fourth transistor of said second conductivity type as said bus transitions from said first voltage to said second voltage.
Claim 21
Independent Claim
150 words
A method of terminating a bus which transitions between a first voltage and a second voltage, said method comprising the steps of: providing a first supply voltage to a first voltage supply; providing a second supply voltage to a second voltage supply; sourcing current from said first voltage supply to said bus through a first transistor of a first conductivity type and sinking current from said bus to said second voltage supply through a second transistor of said first conductivity type as said bus transitions from said second voltage to said first voltage; and sourcing current from said first voltage supply to said bus through a third transistor of a second conductivity type opposite said first conductivity type and sinking current from said bus to said second voltage supply through a fourth transistor of said second conductivity type as said bus transitions from said first voltage to said second voltage.
Claim 22
Dependent Claim
24 words
The method of claim 16, further comprising the step of operating said second and third transistors in response to a voltage on said bus.
Claim 23
Dependent Claim
27 words
The method of claim 16, wherein the termination voltage of the bus is equal to one half of the difference between the first and second supply voltages.
Claim 24
Dependent Claim
34 words
The method of claim 16, further comprising the step of coupling said bus to CMOS circuitry having a threshold voltage equal to one half of the difference between the first and second supply voltages.
Claim 25
Dependent Claim
46 words
The method of claim 16, wherein the first voltage is greater than the termination voltage of the bus and less than the first supply voltage, and wherein the second voltage is greater than the second supply voltage and less than the termination voltage of the bus.
References Cited (Backward Citations)
US3585378A
Cited
US3651473A
Cited
US3761879A
Cited
US3849872A
Cited
US3803562A
Cited
US3983537A
Cited
US4038648A
Cited
US4007452A
Cited
US4071887A
Cited
US4063225A
Cited
US4092733A
Cited
US4132869A
Cited
US4188670A
Cited
US4227045A
Cited
US4215430A
Cited
US4355387A
Cited
US4319356A
Cited
US4438352A
Cited
US4329685A
Cited
US4379327A
Cited
US4407014A
Cited
US4458297A
Cited
US4467400A
Cited
US4494196A
Cited
US4400794A
Cited
US4414480A
Cited
US4639861A
Cited
US4615017A
Cited
US4649384A
Cited
US4605928A
Cited
US4639933A
Cited
US4627058A
Cited
US4703436A
Cited
US4646298A
Cited
US4663758A
Cited
US4736365A
Cited
US4653050A
Cited
US4630355A
Cited
US4707808A
Cited
US4667328A
Cited
US5206832A
Cited
US4823363A
Cited
US4719621A
Cited
US4847615A
Cited
US4906987A
Cited
US4872137A
Cited
US4876700A
Cited
US4680780A
Cited
US4890224A
Cited
US4866508A
Cited
US4943914A
Cited
US4881232A
Cited
US5133064A
Cited
US4926382A
Cited
US5045725A
Cited
US4943966A
Cited
US5055897A
Cited
US5001712A
Cited
US4912633A
Cited
US4985895A
Cited
US4984192A
Cited
US5111434A
Cited
US4970724A
Cited
US5077738A
Cited
US4980765A
Cited
US4974048A
Cited
EP0389203A2
Cited
US5043820A
Cited
US5020020A
Cited
US5379258A
Cited
US5111271A
Cited
US4955020A
Cited
US5187779A
Cited
US5077737A
Cited
US5218686A
Cited
US5161152A
Cited
US5021985A
Cited
US5077596A
Cited
US5128737A
Cited
US5118975A
Cited
US5103424A
Cited
US5252507A
Cited
US5243703A
Cited
US5261077A
Cited
US5278967A
Cited
US5214657A
Cited
US5159273A
Cited
US5131015A
Cited
US5204836A
Cited
US5247522A
Cited
US5265216A
Cited
US5329559A
Cited
US5371420A
Cited
US5254883A
Cited
US5268639A
Cited
US5227677A
Cited
US5329174A
Cited
US5311083A
Cited
US5539328A
Cited
US5402388A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-03-16 | 2001-09-15 | 2002-03-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-03-16 | 2005-09-15 | 2006-03-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-03-16 | 2009-09-15 | 2010-03-17 | $7700.00 | Window Closed / Lapsed |