Patent US5737516A successfully refreshed from Google Patents.
US5737516A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data processing system for performing a debug function and method therefor
Assignee: NXP USA Inc
•
Filing: 1995-08-30
•
Granted: 1998-04-07
•
Expires: 2015-08-30
Abstract
Abstract A data processor (3) executes a debug operation by minimally intruding on the real time operation of the data processor and without halting the data processor. The data processor implements a control register (40) which stores trigger response value for determining a function executed by the data processor when a breakpoint signal is asserted. The trigger response values indicates whether a central processing unit (2) of the data processor executes a special debug exception processing routine or suspends operation when the breakpoint signal is asserted.
Inventors
- 👤 Joseph C. Circello
- 👤 William A. Hohl
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 15:46
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/28; G06F11/36; G06F11/362; G06F11/3636; G06F11/364; G06F11/3648
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
176 words
A data processor comprising: a central processor unit for executing instructions sequentially having a first debug state for executing a breakpoint exception routine and a second debug state for suspending sequential execution of instructions pending an external event; input means for receiving a breakpoint value and one of a plurality of breakpoint response values; a control register coupled to the input means for storing the breakpoint response value; a breakpoint register coupled to the input means for storing the breakpoint value; a breakpoint circuit coupled to the breakpoint register, and a data bus for generating a breakpoint signal when the breakpoint value matches a value on the data bus; a control circuit coupled to the control register, the central processor unit, and coupled to receive the breakpoint signal, wherein the control circuit causes the central processor unit to operate in the first state when the breakpoint response value is a first value and the control circuit causes the central processor unit to operate in the second state when the breakpoint response value is a second value.
Claim 2
Dependent Claim
176 words
A data processor comprising: a central processor unit for executing instructions sequentially having a first debug state for executing a breakpoint exception routine and a second debug state for suspending sequential execution of instructions pending an external event; input means for receiving a breakpoint value and one of a plurality of breakpoint response values; a control register coupled to the input means for storing the breakpoint response value; a breakpoint register coupled to the input means for storing the breakpoint value; a breakpoint circuit coupled to the breakpoint register, and a data bus for generating a breakpoint signal when the breakpoint value matches a value on the data bus; a control circuit coupled to the control register, the central processor unit, and coupled to receive the breakpoint signal, wherein the control circuit causes the central processor unit to operate in the first state when the breakpoint response value is a first value and the control circuit causes the central processor unit to operate in the second state when the breakpoint response value is a second value.
Claim 3
Dependent Claim
17 words
The data processor of claim 1, wherein the data bus is for providing a current address value.
Claim 4
Dependent Claim
15 words
The data processor of claim 1, wherein the first state is a suspended operation state.
Claim 5
Dependent Claim
17 words
The data processor of claim 1, wherein the data bus is for providing a current data value.
Claim 6
Dependent Claim
15 words
The data processor of claim 1, wherein the first state is a background debug mode.
Claim 7
Independent Claim
113 words
A method of performing a debug function on a data processor, the method comprising: storing a breakpoint value in a first memory location; storing a breakpoint response value in a second memory location; executing instructions sequentially on a central processor unit, the central processor unit having a current data value; comparing the current data value to the breakpoint value for determining if a breakpoint match has occurred; suspending execution of instructions on the central processor unit when the breakpoint match occurs an the breakpoint response value is a first value; executing a breakpoint routine on the central processor unit when the breakpoint match occurs and the breakpoint response value is a second value.
Claim 8
Independent Claim
113 words
A method of performing a debug function on a data processor, the method comprising: storing a breakpoint value in a first memory location; storing a breakpoint response value in a second memory location; executing instructions sequentially on a central processor unit, the central processor unit having a current data value; comparing the current data value to the breakpoint value for determining if a breakpoint match has occurred; suspending execution of instructions on the central processor unit when the breakpoint match occurs an the breakpoint response value is a first value; executing a breakpoint routine on the central processor unit when the breakpoint match occurs and the breakpoint response value is a second value.
Claim 9
Dependent Claim
23 words
The method of claim 6, wherein the step of storing a breakpoint response value includes the substep of receiving the trigger response value.
Claim 10
Dependent Claim
18 words
The method of claim 6, wherein the step of suspending includes entering a background debug mode of operation.
References Cited (Backward Citations)
US3937938A
Cited
US4080650A
Cited
US4338660A
Cited
US4675646A
Cited
US4635193A
Cited
US5165027A
Cited
US5132971A
Cited
US5179696A
Cited
US5084814A
Cited
US5053949A
Cited
US5157781A
Cited
US5301198A
Cited
US5313608A
Cited
US5410685A
Cited
US5204864A
Cited
US5291497A
Cited
US5321828A
Cited
US5357628A
Cited
US5359608A
Cited
US5488688A
Cited
US5530804A
Cited
US5623673A
Cited
US5630102A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-04-06 | 2001-10-06 | 2002-04-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-04-06 | 2005-10-06 | 2006-04-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-04-06 | 2009-10-06 | 2010-04-07 | $7700.00 | Window Closed / Lapsed |