Patent US5740406A successfully refreshed from Google Patents.
US5740406A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for providing fifo buffer input to an input/output device used in a computer system
Assignee: Nvidia Corp
•
Filing: 1995-05-15
•
Granted: 1998-04-14
•
Expires: 2015-05-15
Abstract
Abstract An input circuit for an input/output device adapted for use in a computer system in which a command includes information indicating an application program which initiated the command, the input circuit including a first-in first-out (FIFO) buffer circuit having a plurality of stages, each stage providing storage for commands from application programs including both data and an address for the data, circuitry for determining from a command an application program which has initiated a command, and circuitry for assuring that commands from only one application program reside in the FIFO buffer at any time.
Inventors
- 👤 David S. H. Rosenthal
- 👤 Curtis Priem
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 02:25
CPC Classifications
G; G06; G06F; G06F3/00; G06F3/06
Claims Analysis
Total Claims: 26
Claim 1
Independent Claim
104 words
An input circuit for an input/output device adapted for use in a computer system in which an application program writes commands directly to the input/output device which command includes information indicating the application program which initiated the command, the input circuit comprising: a first-in first-out (FIFO) buffer circuit having a plurality of stages, each stage providing storage for commands from application programs including both data and an address for the data, means for determining from a command an application program which has initiated a command, and means for assuring that commands from only one application program reside in the FIFO buffer at any time.
Claim 2
Dependent Claim
104 words
An input circuit for an input/output device adapted for use in a computer system in which an application program writes commands directly to the input/output device which command includes information indicating the application program which initiated the command, the input circuit comprising: a first-in first-out (FIFO) buffer circuit having a plurality of stages, each stage providing storage for commands from application programs including both data and an address for the data, means for determining from a command an application program which has initiated a command, and means for assuring that commands from only one application program reside in the FIFO buffer at any time.
Claim 3
Dependent Claim
68 words
An input circuit for an input/output device as claimed in claim 1 in which the means for assuring that commands from only one application program reside in the FIFO buffer at any time comprises a comparator circuit for comparing information indicating an application program which initiated the command in each newly-received command with information indicating an application program which initiated the command in commands in the FIFO circuit.
Claim 4
Dependent Claim
57 words
An input circuit for an input/output device as claimed in claim 2 further comprising a storage circuit, and means responsive to an indication from the comparator circuit that a command was initiated by an application program different than the application program which initiated commands residing in the FIFO circuit for transferring newly-received commands to the storage circuit.
Claim 5
Dependent Claim
42 words
An input circuit for an input/output device as claimed in claim 3 in which the means for determining from a command an application program which has initiated a command comprises a plurality of bit positions in each stage of the FIFO circuit.
Claim 6
Dependent Claim
42 words
An input circuit for an input/output device as claimed in claim 3 in which the means for determining from a command an application program which has initiated a command comprises a register for storing a plurality of bit positions from a command.
Claim 7
Dependent Claim
51 words
An input circuit for an input/output device as claimed in claim 5 in which the means for determining from a command directed to the FIFO circuit an application program which has initiated a command comprises a register for storing a plurality of bit positions from the address portion of a command.
Claim 8
Dependent Claim
55 words
An input circuit for an input/output device as claimed in claim 6 further comprising an output circuit for processing commands transferred through the FIFO circuit, and in which the output circuit addresses different areas of address space of an input/output device for each different application program which has initiated a command to the input/output device.
Claim 9
Dependent Claim
37 words
An input circuit for an input/output device as claimed in claim 3 further comprising an output circuit for processing commands transferred through the FIFO circuit, and means for processing commands in the storage circuit in sequential order.
Claim 10
Dependent Claim
60 words
An input circuit for an input/output device as claimed in claim 8 in which the comparator circuit further comprises means for delaying the transfer of commands to the FIFO circuit responsive to an indication from the comparator circuit that a command was initiated by an application program different than the application program which initiated commands residing in the FIFO circuit.
Claim 11
Dependent Claim
46 words
An input circuit for an input/output device as claimed in claim 1 further comprising a plurality of first-in first-out (FIFO) buffer circuits each having a plurality of stages, each stage providing storage for commands from application programs including both data and an address for the data.
Claim 12
Dependent Claim
71 words
An input circuit for an input/output device as claimed in claim 10 in which the means for assuring that commands from only one application program reside in the FIFO buffer at any time comprises a decoder circuit for comparing information indicating an application program which initiated the command in each newly-received command and transferring all commands from an application program to the same one of the plurality of FIFO buffer circuits.
Claim 13
Dependent Claim
55 words
An input circuit for an input/output device as claimed in claim 11 further comprising an output circuit for processing commands transferred through the FIFO circuit, and in which the output circuit addresses different areas of address space of an input/output device for each different application program which has initiated a command to the input/output device.
Claim 14
Dependent Claim
107 words
A computer system in which an application program writes commands directly to an input/output device which command includes information indicating the application program which initiated the command comprising: a central processing unit, a system input/output bus, and an input/output device including an input circuit comprising: a first-in first-out (FIFO) buffer circuit having a plurality of stages, each stage providing storage for commands from application programs including both data and an address for the data, means for determining from a command an application program which has initiated a command, and means for assuring that commands from only one application program reside in the FIFO buffer at any time.
Claim 15
Dependent Claim
107 words
A computer system in which an application program writes commands directly to an input/output device which command includes information indicating the application program which initiated the command comprising: a central processing unit, a system input/output bus, and an input/output device including an input circuit comprising: a first-in first-out (FIFO) buffer circuit having a plurality of stages, each stage providing storage for commands from application programs including both data and an address for the data, means for determining from a command an application program which has initiated a command, and means for assuring that commands from only one application program reside in the FIFO buffer at any time.
Claim 16
Dependent Claim
64 words
A computer system as claimed in claim 13 in which the means for assuring that commands from only one application program reside in the FIFO buffer at any time comprises a comparator circuit for comparing information indicating an application program which initiated the command in each newly-received command with information indicating an application program which initiated the command in commands in the FIFO circuit.
Claim 17
Dependent Claim
62 words
A computer system as claimed in claim 14 in which the input circuit of the input/output device further comprises a storage circuit, and means responsive to an indication from the comparator circuit that a command was initiated by an application program different than the application program which initiated commands residing in the FIFO circuit for transferring newly-received commands to the storage circuit.
Claim 18
Dependent Claim
38 words
A computer system as claimed in claim 15 in which the means for determining from a command an application program which has initiated a command comprises a plurality of bit positions in each stage of the FIFO circuit.
Claim 19
Dependent Claim
38 words
A computer system as claimed in claim 15 in which the means for determining from a command an application program which has initiated a command comprises a register for storing a plurality of bit positions from a command.
Claim 20
Dependent Claim
47 words
A computer system as claimed in claim 17 in which the means for determining from a command directed to the FIFO circuit an application program which has initiated a command comprises a register for storing a plurality of bit positions from the address portion of a command.
Claim 21
Dependent Claim
60 words
A computer system as claimed in claim 18 in which the input circuit for the input/output device further comprises an output circuit for processing commands transferred through the FIFO circuit, and in which the output circuit addresses different areas of address space of an input/output device for each different application program which has initiated a command to the input/output device.
Claim 22
Dependent Claim
42 words
A computer system as claimed in claim 15 in which the input circuit for the input/output device further comprises an output circuit for processing commands transferred through the FIFO circuit, and means for processing commands in the storage circuit in sequential order.
Claim 23
Dependent Claim
60 words
A computer system as claimed in claim 20 in which the input circuit for the input/output device further comprises means for delaying the transfer of commands to the FIFO circuit responsive to an indication from the comparator circuit that a command was initiated by an application program different than the application program which initiated commands residing in the FIFO circuit.
Claim 24
Dependent Claim
51 words
A computer system as claimed in claim 13 in which the input circuit for the input/output device further comprises a plurality of first-in first-out (FIFO) buffer circuits each having a plurality of stages, each stage providing storage for commands from application programs including both data and an address for the data.
Claim 25
Dependent Claim
67 words
A computer system as claimed in claim 22 in which the means for assuring that commands from only one application program reside in the FIFO buffer at any time comprises a decoder circuit for comparing information indicating an application program which initiated the command in each newly-received command and transferring all commands from an application program to the same one of the plurality of FIFO buffer circuits.
Claim 26
Dependent Claim
60 words
A computer system as claimed in claim 23 in which the input circuit for the input/output device further comprises an output circuit for processing commands transferred through the FIFO circuit, and in which the output circuit addresses different areas of address space of an input/output device for each different application program which has initiated a command to the input/output device.
References Cited (Backward Citations)
US3564502A
Cited
US3992699A
Cited
US4282399A
Cited
US4281315A
Cited
US4410942A
Cited
US4435762A
Cited
US4459681A
Cited
US5455955A
Cited
US5060140A
Cited
US4962483A
Cited
US4995005A
Cited
US4847812A
Cited
US5127098A
Cited
US5224093A
Cited
US5327558A
Cited
US5504898A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-04-13 | 2001-10-13 | 2002-04-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-04-13 | 2005-10-13 | 2006-04-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-04-13 | 2009-10-13 | 2010-04-14 | $7700.00 | Window Closed / Lapsed |