Patent US2264181A successfully refreshed from Google Patents.
Patent US5751699A successfully refreshed from Google Patents.
US5751699A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multidimensional aspects of an ASIC bus structure
Assignee: Oracle America Inc
•
Filing: 1996-06-24
•
Granted: 1998-05-12
•
Expires: 2016-06-24
Abstract
Abstract A hierarchial bus structure having at least three dimensions provides improved interconnect flexibility between nodes located on one or more levels of the structure. Nodes are defined on at least first and second "horizontal" (or "H") rings, the rings being coupled by at least one "vertical" (or "V") ring. Each node is identified in terms of its (H,V) coordinates in the hierarchial interconnect structure, and an M-dimensional structure will provide an M-way multiplex unit at each node. For an M=3, e.g., three-dimensional structure, each multiplex unit has three-inputs, a Localout, a Vin, and an Hin input, and couples one of these inputs to an output port in response to a Local select arbitration signal. The output signal is coupled to Hout and Vout, and to Localin. Nodes on the same horizontal level will drive their Hin signal to Vout and Hout, whereas all other nodes receive the Vin signal. The arbitration select signals may reconfigure the overall bus structure dynamically or statically, preferably according to demand of the nodes required interconnection. Providing additional vertical rings provides redundancy and can reduce latency time. Because the multi-dimensional hierarchial structure is point-to-point, low module current may be used, the width of the metallized bus traces may be reduced, and contention-type overlap damage is minimized.
Inventors
- 👤 William H. Radke
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 17:13
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/40; G06F13/4004; G06F13/4022; G06F13/14
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
261 words
A hierarchial system having at least three dimensions for coupling data between Z nodes, where Z is an integer ≧2, the system comprising: Z multiplex modules each having a first input coupled to a D in input node, having a second input node coupled to a local output node, having a third input node coupled to a H in input node, having an arbitration node coupled to an arbitration signal, and having an output node D out that is coupled in response to a signal at said arbitration node to a chosen one of said first, second and third input node, said output node being coupled to at least a H out node on at least another one of said modules, and to a V out node on at least another one of said modules, and to a Local in node on at least another one of said modules; a first horizontal hierarchial level conductive path providing electrical coupling between a first subset of said Z modules; a second horizontal hierarchial level conductive path providing electrical coupling between a second subset of said Z modules; and a first vertical hierarchial level conductive path providing electrical coupling between a first said module coupled to said first horizontal hierarchial level conductive path and a second said module coupled to said second horizontal hierarchial level conductive path; wherein states of arbitration signals coupled to said modules define a signal path between a desired input node on one said module and an output node on another said module, the modules so coupled providing point-to-point coupling.
Claim 2
Dependent Claim
261 words
A hierarchial system having at least three dimensions for coupling data between Z nodes, where Z is an integer ≧2, the system comprising: Z multiplex modules each having a first input coupled to a D in input node, having a second input node coupled to a local output node, having a third input node coupled to a H in input node, having an arbitration node coupled to an arbitration signal, and having an output node D out that is coupled in response to a signal at said arbitration node to a chosen one of said first, second and third input node, said output node being coupled to at least a H out node on at least another one of said modules, and to a V out node on at least another one of said modules, and to a Local in node on at least another one of said modules; a first horizontal hierarchial level conductive path providing electrical coupling between a first subset of said Z modules; a second horizontal hierarchial level conductive path providing electrical coupling between a second subset of said Z modules; and a first vertical hierarchial level conductive path providing electrical coupling between a first said module coupled to said first horizontal hierarchial level conductive path and a second said module coupled to said second horizontal hierarchial level conductive path; wherein states of arbitration signals coupled to said modules define a signal path between a desired input node on one said module and an output node on another said module, the modules so coupled providing point-to-point coupling.
Claim 3
Dependent Claim
14 words
The system of claim 1, wherein said system is fabricated on an integrated circuit.
Claim 4
Dependent Claim
15 words
The system of claim 1, wherein each said multiplex module is fabricated with metal-oxide-semiconductor transistors.
Claim 5
Dependent Claim
17 words
The system of claim 1, wherein each of said multiplex modules is a three-way input multiplexer unit.
Claim 6
Dependent Claim
19 words
The system of claim 1, wherein at least one of said multiplex modules is a three-way input multiplexer unit.
Claim 7
Dependent Claim
21 words
The system of claim 1, wherein at least one of said multiplex modules is at least a three-way input multiplexer unit.
Claim 8
Dependent Claim
23 words
The system of claim 1, wherein for each of said multiplex modules, the module output node is buffered from said module's input nodes.
Claim 9
Dependent Claim
49 words
The system of claim 1, further including a second vertical hierarchial level conductive path providing electrical coupling between a third said module coupled to said first horizontal hierarchial level conductive path and a fourth said module coupled to said second horizontal hierarchial level conductive path; wherein latency is reduced.
Claim 10
Independent Claim
248 words
A method for coupling data between Z nodes on an integrated circuit, where Z is an integer ≧2, the method comprising the following steps: (a) providing Z multiplex modules each having a first input coupled to a D in input node, having a second input node coupled to a local output node, having a third input node coupled to a H in input node, having an arbitration node coupled to an arbitration signal, and having an output node D out that is coupled in response to a signal at said arbitration node to a chosen one of said first, second and third input node, said output node being coupled to at least an H out node on at least another of said modules, and to a local in node on at least another one of said modules; (b) electrically coupling a first horizontal hierarchial level conductive path between a first subset of said Z modules; (c) electrically coupling a second horizontal hierarchial level conductive path between a second subset of said Z modules; and (d) coupling a first vertical hierarchial level conductive path between a first said module coupled to said first horizontal hierarchial level conductive path and a second said module coupled to said second horizontal hierarchial level conductive path; wherein states of arbitration signals coupled to said modules define a signal path between a desired input node on one said module and an output node on another said module, the modules so coupled providing point-to-point coupling.
Claim 11
Independent Claim
248 words
A method for coupling data between Z nodes on an integrated circuit, where Z is an integer ≧2, the method comprising the following steps: (a) providing Z multiplex modules each having a first input coupled to a D in input node, having a second input node coupled to a local output node, having a third input node coupled to a H in input node, having an arbitration node coupled to an arbitration signal, and having an output node D out that is coupled in response to a signal at said arbitration node to a chosen one of said first, second and third input node, said output node being coupled to at least an H out node on at least another of said modules, and to a local in node on at least another one of said modules; (b) electrically coupling a first horizontal hierarchial level conductive path between a first subset of said Z modules; (c) electrically coupling a second horizontal hierarchial level conductive path between a second subset of said Z modules; and (d) coupling a first vertical hierarchial level conductive path between a first said module coupled to said first horizontal hierarchial level conductive path and a second said module coupled to said second horizontal hierarchial level conductive path; wherein states of arbitration signals coupled to said modules define a signal path between a desired input node on one said module and an output node on another said module, the modules so coupled providing point-to-point coupling.
Claim 12
Dependent Claim
18 words
The method of claim 9, further including fabricating said modules and each said path on an integrated circuit.
Claim 13
Dependent Claim
17 words
The method of claim 9, wherein step (a) includes fabricating each said multiplex module with metal-oxide-semiconductor transistors.
Claim 14
Dependent Claim
21 words
The method of claim 9, wherein step (a) includes providing a three-way input multiplexer unit for each of said multiplex modules.
Claim 15
Dependent Claim
22 words
The method of claim 9, wherein at step (a), at least one of said multiplex modules is a three-way input multiplexer unit.
Claim 16
Dependent Claim
24 words
The method of claim 9, wherein at step (a), at least one of said multiplex modules is at least a three-way input multiplexer unit.
Claim 17
Dependent Claim
26 words
The method of claim 9, wherein at step (a), for each of said multiplex modules, the module output node is buffered from said module's input nodes.
Claim 18
Dependent Claim
48 words
The method of claim 9, further including: (d) coupling a second vertical hierarchial level conductive path between a third said module coupled to said first horizontal hierarchial level conductive path and a fourth said module coupled to said second horizontal hierarchial level conductive path; wherein latency is reduced.
References Cited (Backward Citations)
US3838296A
Cited
US4858232A
Cited
US5301185A
Cited
US5111455A
Cited
US5329529A
Cited
US5680594A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-05-11 | 2001-11-10 | 2002-05-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-05-11 | 2005-11-10 | 2006-05-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-05-11 | 2009-11-10 | 2010-05-12 | $7700.00 | Window Closed / Lapsed |