Patent US5778415A successfully refreshed from Google Patents.
US5778415A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus, systems and methods for controlling electronic memories
Assignee: HP Inc
•
Filing: 1996-09-12
•
Granted: 1998-07-07
•
Expires: 2016-09-12
Abstract
Abstract Memory control circuitry is provided which includes circuitry for generating a sequence of gray code values. Counter circuitry is coupled to the gray code circuitry and controls the duration of assertion of each of the generated gray code values. Bus circuitry is also coupled to the gray code circuitry for transmitting the gray code values generated by circuitry. Programmable logic array circuitry is also coupled to the bus circuitry for transmitting, receiving and decoding each of the gray code values and providing at least one memory control signal in response.
Inventors
- 👤 Bryan Dale Marietta
- 👤 Douglas Arnold Oppedahl
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 11:33
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G06; G06F; G06F13/00; G06F13/14; G06F13/16; G06F13/1605; G06F13/1652; G06F13/1657; G06F13/38; G06F13/40; G06F13/4004; G06F13/4022; G11C7/22
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
109 words
A method of generating memory control signals comprising the steps of: generating a sequence of gray code values; generating an operation type signal; selectively controlling the duration of assertion of each of said gray code values; transmitting said gray code values and said operation type signal; receiving said sequence of gray codes and said operation type signal by gate array circuitry and generating in response a first selected one of a timed sequence of operation type signals; and receiving said sequence of gray codes and said operation type signal by programmable array logic and generating in response a second selected one of said timed sequence of operation type signals.
Claim 2
Independent Claim
109 words
A method of generating memory control signals comprising the steps of: generating a sequence of gray code values; generating an operation type signal; selectively controlling the duration of assertion of each of said gray code values; transmitting said gray code values and said operation type signal; receiving said sequence of gray codes and said operation type signal by gate array circuitry and generating in response a first selected one of a timed sequence of operation type signals; and receiving said sequence of gray codes and said operation type signal by programmable array logic and generating in response a second selected one of said timed sequence of operation type signals.
Claim 3
Dependent Claim
58 words
The method of claim 1 wherein said step of selectively controlling comprises the substeps of: holding a preselected initial counter value in storage; incrementing the initial counter value received from storage using a counter with each period of a received clock signal; and generating a new gray code value when the counter increments to a preselected new value.
Claim 4
Dependent Claim
17 words
The method of claim 1 wherein the operation type signals comprise dynamic random access memory control signals.
Claim 5
Independent Claim
120 words
A method for reducing the number of signals being passed through a connector coupling first and second circuits, the first and second circuits disposed on first and second boards, respectively, said method comprising the steps of: generating a timed sequence of gray code states with said first circuit; generating a memory control signal with said first circuit; receiving said sequence of gray codes and said memory control signal by said second circuit and generating, in response, a first selected one of a timed sequence of memory control signals; and receiving said sequence of gray codes and said memory control signal by said second circuit and generating, in response, a second selected one of said timed sequence of memory control signals.
Claim 6
Independent Claim
120 words
A method for reducing the number of signals being passed through a connector coupling first and second circuits, the first and second circuits disposed on first and second boards, respectively, said method comprising the steps of: generating a timed sequence of gray code states with said first circuit; generating a memory control signal with said first circuit; receiving said sequence of gray codes and said memory control signal by said second circuit and generating, in response, a first selected one of a timed sequence of memory control signals; and receiving said sequence of gray codes and said memory control signal by said second circuit and generating, in response, a second selected one of said timed sequence of memory control signals.
Claim 7
Dependent Claim
68 words
The method of claim 4 wherein said step of generating a timed sequence of gray codes comprises the steps of: storing a preselected initial counter value; incrementing the initial counter value received from storage using a counter to generate a sequence of new counter values; and providing a next gray code value in the sequence in response to a selected one of the sequence of new counter values.
References Cited (Backward Citations)
US4503490A
Cited
US4556960A
Cited
US4903917A
Cited
US5115413A
Cited
US5088061A
Cited
US5278967A
Cited
US5226134A
Cited
US5386533A
Cited
US5630086A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-07-06 | 2002-01-05 | 2002-07-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-07-06 | 2006-01-05 | 2006-07-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-07-06 | 2010-01-05 | 2010-07-07 | $7700.00 | Window Closed / Lapsed |