Patent US5812608A successfully refreshed from Google Patents.
US5812608A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and circuit arrangement for processing received signal
Assignee: Nokia Technology GmbH
•
Filing: 1996-05-03
•
Granted: 1998-09-22
•
Expires: 2016-05-03
Abstract
Abstract The invention is related to a method and circuit arrangement for processing a received signal in a variable symbol rate system, such as a digital television system. In the method and arrangement according to the system, a received signal is sampled at a fixed sampling frequency (ff) that is higher than the symbol frequency of any one of the received signals. The resulting sample sequence is converted to another sample sequence the sampling frequency of which equals the symbol frequency (fi) of the received signal or its integer multiple. Then the samples are filtered (8) and signal value decisions are made (9) for the filtered samples. Conversion of the sampling frequency is advantageously performed using a so-called modified Farrow-type fractional delay filter (6) which is controlled using a control signal proportional to the delay of each sample. Using the method and arrangement according to the invention it is possible to process received signals the symbol frequencies of which are arbitrary within set limits.
Inventors
- 👤 Vesa Valimaki
- 👤 Jukka Henriksson
- 👤 Timo Laakso
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 10:43
CPC Classifications
H; H04; H04N; H04N21/00; H04N21/40; H04N21/43; H04N21/438; H04N21/4382; H03; H03H; H03H17/00; H03H17/02; H03H17/0248; H03H17/028; H04L; H04L27/00; H04L27/18; H04L27/22; H04L27/227; H04L27/2271; H04L27/2273; H04L7/00; H04L7/0016; H04L7/002; H04L7/0029; H04N21/20; H04N21/23; H04N21/238; H04N21/2383; H04L27/0014; H04L2027/0024; H04L2027/0026; H04L2027/0028; H04L2027/0044; H04L2027/0053; H04L2027/0057; H04L7/0054; H04L7/0062; H04L7/02; H04L7/027; H04L7/0274
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
97 words
A method for processing a received signal in a variable symbol rate system, comprising the steps of: digitally sampling the received signal at a fixed frequency (f f ) which is higher than a maximum symbol frequency of the received signal, and filtering a thus obtained first sample sequence of the received signal using a Lagrange interpolation to form a second sample sequence at a sampling frequency which substantially equals a symbol frequency (f i ) of the received signal or an integer multiple thereof wherein the Lagrange interpolation is performed substantially according to a Farrow structure.
Claim 2
Independent Claim
97 words
A method for processing a received signal in a variable symbol rate system, comprising the steps of: digitally sampling the received signal at a fixed frequency (f f ) which is higher than a maximum symbol frequency of the received signal, and filtering a thus obtained first sample sequence of the received signal using a Lagrange interpolation to form a second sample sequence at a sampling frequency which substantially equals a symbol frequency (f i ) of the received signal or an integer multiple thereof wherein the Lagrange interpolation is performed substantially according to a Farrow structure.
Claim 3
Dependent Claim
17 words
The method of claim 1, wherein an order of the Lagrange interpolation is a small odd integer.
Claim 4
Dependent Claim
20 words
The method of claim 1, wherein each sample of the second sample sequence has an associated real-value delay parameter (D).
Claim 5
Dependent Claim
41 words
The method of claim 1, further comprising the step of using the second sample sequence to form a third sample sequence having a sampling frequency which substantially equals the sampling frequency of the second sample sequence divided by an integer (M).
Claim 6
Dependent Claim
51 words
The method of claim 1, further comprising the step of converting the fixed frequency (f f ) of the first sample sequence so that the sampling frequency of the second sample sequence provided by the step of filtering equals the symbol frequency of the received signal or an integer multiple thereof.
Claim 7
Dependent Claim
39 words
The method of claim 1, further comprising the step of modulating the received signal using a quadrature method, whereby the first sample sequence is converted separately for the first sample sequences of a separate in-phase branch and quadrature branch.
Claim 8
Dependent Claim
104 words
A circuit arrangement for processing a received signal in a variable symbol rate system, including, connected in succession, a sampling circuit (5) for producing digital samples, a filter (8) and a decision circuit (9) for generating a decision value for the digital samples, characterized in that a sampling frequency (f f ) of the sampling circuit (5) is higher than a maximum symbol frequency of the received signal, and the circuit arrangement includes a fractional delay filter (6) which is a Lagrange interpolator for providing a converted sampling frequency which substantially equals a symbol frequency of the received signal or an integer multiple thereof.
Claim 9
Dependent Claim
104 words
A circuit arrangement for processing a received signal in a variable symbol rate system, including, connected in succession, a sampling circuit (5) for producing digital samples, a filter (8) and a decision circuit (9) for generating a decision value for the digital samples, characterized in that a sampling frequency (f f ) of the sampling circuit (5) is higher than a maximum symbol frequency of the received signal, and the circuit arrangement includes a fractional delay filter (6) which is a Lagrange interpolator for providing a converted sampling frequency which substantially equals a symbol frequency of the received signal or an integer multiple thereof.
Claim 10
Dependent Claim
40 words
The circuit arrangement of claim 7, characterized in that after the fractional delay filter (6), prior to the decision circuit (9), the circuit arrangement contains a sampling frequency converter (7) for dividing the converted sampling frequency by an integer (M).
Claim 11
Dependent Claim
29 words
The circuit arrangement of claim 7, characterized in that said Lagrange interpolator is of a Farrow structure, whereby a control signal is substantially proportional to a sample delay (D).
Claim 12
Dependent Claim
36 words
The circuit arrangement of claim 9, characterized in that said Lagrange interpolator is of a modified Farrow structure, wherein a number of shift registers and a number of multipliers used in said Farrow structure are minimized.
Claim 13
Dependent Claim
20 words
The circuit arrangement of claim 7, characterized in that an order of the Lagrange interpolator is a small odd integer.
References Cited (Backward Citations)
US4866647A
Cited
US5530406A
Cited
US5500874A
Cited
WO1994028657A1
Cited
US5504785A
Cited
US5612975A
Cited
EP0649233A1
Cited
US5621404A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-09-21 | 2002-03-23 | 2002-09-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-09-21 | 2006-03-23 | 2006-09-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-09-21 | 2010-03-23 | 2010-09-22 | $7700.00 | Window Closed / Lapsed |