US5942949A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Self-calibrating phase-lock loop with auto-trim operations for selecting an appropriate oscillator operating curve
Assignee: Avago Technologies International Sales Pte Ltd
•
Filing: 1998-01-20
•
Granted: 1999-08-24
•
Expires: 2018-01-20
Abstract
Abstract A phase-lock loop (PLL) has an oscillator having a plurality of operating curves. During PLL auto-trim operations, the oscillator is automatically trimmed to an appropriate oscillator operating curve for use during normal PLL operations. In particular embodiments, the PLL is a charge-pump PLL having a phase/frequency detector (PFD) that generates error signals based on comparing an input signal and a PLL feedback signal; a charge pump that generates amounts of charge corresponding to the error signals; a loop filter that accumulates the amounts of charge to generate a loop-filter voltage; and a voltage-controlled oscillator (VCO), where the VCO output signal is used to generate the PLL feedback signal. During normal PLL operations, the loop-filter voltage is applied to the voltage input of the VCO. During the PLL auto-trim operations, a state machine applies a sequence of digital control input values to the VCO to select different VCO operating curves until an appropriate operating curve for the present PLL application is found. In different embodiments, the state machine uses different signals to determine whether the center frequency of each operating curve in the sequence is above or below the desired nominal operating frequency for the VCO, and select one such operating curve for use in normal operations.
Inventors
- 👤 William B. Wilson
- 👤 Un-Ku Moon
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 04:38
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/087; H03L7/099; H03L7/089; H03L7/0891; H03L7/0995; H03L7/10; H03L7/107; H03L7/16; H03L7/18; H03L7/183
Claims Analysis
Total Claims: 32
Claim 1
Independent Claim
151 words
An integrated circuit having a charge-pump phase-lock loop (PLL) comprising; a voltage-controlled oscillator (VCO) having a plurality of operating curves, wherein, during PLL auto-trim operations, the oscillator is automatically trimmed to an appropriate oscillator operating curve for use during normal PLL operations; a phase/frequency detector (PFD) that generates error signals based on comparing an input signal and a PLL feedback signal: an integrating loop filter that generates a loop-filter voltage based on the PFD error signals, wherein: the VCO output signal is used to generate the PLL feedback signal; and during normal PLL operations, the loop-filter voltage is applied to the voltage input of the VCO; and a charge pump that generates amounts of charge corresponding to the error signals, wherein: the loop filter accumulates the amounts of charge to generate the loop-filter voltage: and the charge pump current is increased during PLL auto-trim operations to accelerate the PLL auto-trim operations.
Claim 2
Dependent Claim
151 words
An integrated circuit having a charge-pump phase-lock loop (PLL) comprising; a voltage-controlled oscillator (VCO) having a plurality of operating curves, wherein, during PLL auto-trim operations, the oscillator is automatically trimmed to an appropriate oscillator operating curve for use during normal PLL operations; a phase/frequency detector (PFD) that generates error signals based on comparing an input signal and a PLL feedback signal: an integrating loop filter that generates a loop-filter voltage based on the PFD error signals, wherein: the VCO output signal is used to generate the PLL feedback signal; and during normal PLL operations, the loop-filter voltage is applied to the voltage input of the VCO; and a charge pump that generates amounts of charge corresponding to the error signals, wherein: the loop filter accumulates the amounts of charge to generate the loop-filter voltage: and the charge pump current is increased during PLL auto-trim operations to accelerate the PLL auto-trim operations.
Claim 3
Dependent Claim
45 words
The invention of claim 1, wherein the PLL further comprises an optional feedback divider that receives the VCO output signal and generates the PLL feedback signal and an optional input divider that receives a PLL input signal and generates the input signal to the PFD.
Claim 4
Dependent Claim
48 words
The invention of claim 1, wherein the PLL further comprises a switch configuration, such that, during normal PLL operations, the loop-filter voltage is applied to the voltage input of the VCO, and, during PLL auto-trim operations, a reference voltage is applied to the voltage input of the VCO.
Claim 5
Dependent Claim
54 words
The invention of claim 1, wherein: the PLL further comprises a state machine; and during PLL auto-trim operations, the state machine applies a sequence of digital control input values to the VCO to select different VCO operating curves and the state machine selects an appropriate trim setting for the VCO for normal PLL operations.
Claim 6
Dependent Claim
31 words
The invention of claim 4, wherein the PLL further comprises a timer that controls how long the state machine applies each of the digital control input values during PLL auto-trim operations.
Claim 7
Dependent Claim
30 words
The invention of claim 4, wherein, during PLL auto-trim operations, the state machine receives and uses a voltage signal corresponding to the loop-filter voltage to select the appropriate trim setting.
Claim 8
Dependent Claim
36 words
The invention of claim 6, wherein the PLL further comprises a switch configuration in the loop filter that reduces the effective capacitance of the loop filter during PLL auto-trim operations to accelerate the PLL auto-trim operations.
Claim 9
Dependent Claim
30 words
The invention of claim 6, wherein the PLL further comprises an inverter, connected between the loop filter and the state machine, which provides the voltage signal to the state machine.
Claim 10
Dependent Claim
36 words
The invention of claim 4, wherein the PLL further comprises a second PFD, a second charge pump, and a capacitor that are used to generate a voltage input to the state machine during PLL auto-trim operations.
Claim 11
Dependent Claim
13 words
The invention of claim 9, wherein the second PFD is a frequency-only detector.
Claim 12
Dependent Claim
39 words
The invention of claim 4, wherein the PLL further comprises a second phase/frequency detector and a digital accumulator, wherein the digital accumulator accumulates error signals from the second phase/frequency detector, and generates a digital input to the state machine.
Claim 13
Dependent Claim
13 words
The invention of claim 11, wherein the second PFD is a frequency-only detector.
Claim 14
Dependent Claim
29 words
The invention of claim 11, wherein the digital accumulator applies upper and lower limits to the accumulated frequency error signals from the second PFD to accelerate PLL auto-trim operations.
Claim 15
Dependent Claim
32 words
The invention of claim 4, wherein the state machine applies either a linear search algorithm or a binary search algorithm in selecting the sequence of digital control input values for the VCO.
Claim 16
Dependent Claim
35 words
The invention of claim 1, wherein the PFD comprises a frequency-only detector and a phase-only detector, each of which has its own charge pump, wherein only the frequency-only detector is used during PLL auto-trim operations.
Claim 17
Dependent Claim
17 words
The invention of claim 1, wherein PLL auto-trim operations are implemented when the circuit is powered up.
Claim 18
Dependent Claim
27 words
The invention of claim 16, wherein PLL auto-trim operations are implemented after an analog reset phase of the PLL and before an acquisition phase of the PLL.
Claim 19
Dependent Claim
20 words
The invention of claim 16, wherein PLL auto-trim operations are repeated whenever a reset signal is applied to the PLL.
Claim 20
Dependent Claim
188 words
An integrated circuit having a phase-lock loop (PLL) comprising: a voltage-controlled oscillator (VCO) having a plurality of operating curves, wherein, during PLL auto-trim operations, the oscillator is automatically trimmed to an appropriate oscillator operating curve for use during normal PLL operations; a phase/frequency detector (PFD) that generates error signals based on comparing an input signal and a PLL feedback signal; an integrating loop filter that generates a loop-filter voltage based on the PFD error signals, wherein: the VCO output signal is used to generate the PLL feedback signal; and during normal PLL operations, the loop-filter voltage is applied to the voltage input of the VCO; a state machine, wherein, during PLL auto-trim operations, the state machine applies a sequence of digital control input values to the VCO to select different VCO operating curves and the state machine receives and uses a voltage signal corresponding to the loop-filter voltage to select an appropriate trim setting for the VCO for normal PLL operations; and a switch configuration in the loop filter that reduces the effective capacitance of the loop filter during PLL auto-trim operations to accelerate the PLL auto-trim operations.
Claim 21
Dependent Claim
188 words
An integrated circuit having a phase-lock loop (PLL) comprising: a voltage-controlled oscillator (VCO) having a plurality of operating curves, wherein, during PLL auto-trim operations, the oscillator is automatically trimmed to an appropriate oscillator operating curve for use during normal PLL operations; a phase/frequency detector (PFD) that generates error signals based on comparing an input signal and a PLL feedback signal; an integrating loop filter that generates a loop-filter voltage based on the PFD error signals, wherein: the VCO output signal is used to generate the PLL feedback signal; and during normal PLL operations, the loop-filter voltage is applied to the voltage input of the VCO; a state machine, wherein, during PLL auto-trim operations, the state machine applies a sequence of digital control input values to the VCO to select different VCO operating curves and the state machine receives and uses a voltage signal corresponding to the loop-filter voltage to select an appropriate trim setting for the VCO for normal PLL operations; and a switch configuration in the loop filter that reduces the effective capacitance of the loop filter during PLL auto-trim operations to accelerate the PLL auto-trim operations.
Claim 22
Dependent Claim
118 words
The invention of claim 19, wherein: the PLL is a charge-pump PLL; and the PLL further comprises: a charge pump that generates amounts of charge corresponding to the error signals, wherein the loop filter accumulates the amounts of charge to generate the loop-filter voltage; an optional feedback divider that receives the VCO output signal and generates the PLL feedback signal and an optional input divider that receives a PLL input signal and generates the input signal to the PFD; and a switch configuration, such that, during normal PLL operations, the loop-filter voltage is applied to the voltage input of the VCO, and, during PLL auto-trim operations, a reference voltage is applied to the voltage input of the VCO.
Claim 23
Dependent Claim
30 words
The invention of claim 19, wherein the PLL further comprises an inverter, connected between the loop filter and the state machine, which provides the voltage signal to the state machine.
Claim 24
Dependent Claim
36 words
The invention of claim 19, wherein the PLL further comprises a second PFD, a second charge pump, and a capacitor that are used to generate a voltage input to the state machine during PLL auto-trim operations.
Claim 25
Dependent Claim
182 words
An integrated circuit having a phase-lock loop (PLL) comprising: a voltage-controlled oscillator (VCO) having a plurality of operating curves, wherein, during PLL auto-trim operations, the oscillator is automatically trimmed to an appropriate oscillator operating curve for use during normal PLL operations; a phase/frequency detector (PFD) that generates error signals based on comparing an input signal and a PLL feedback signal; an integrating loop filter that generates a loop-filter voltage based on the PFD error signals, wherein: the VCO output signal is used to generate the PLL feedback signal; and during normal PLL operations, the loop-filter voltage is applied to the voltage input of the VCO; a state machine, wherein, during PLL auto-trim operations, the state machine applies a sequence of digital control input values to the VCO to select different VCO operating curves and the state machine receives and uses a voltage signal corresponding to the loop-filter voltage to select an appropriate trim setting for the VCO for normal PLL operations; and an inverter, connected between the loop filter and the state machine, which provides the voltage signal to the state machine.
Claim 26
Dependent Claim
182 words
An integrated circuit having a phase-lock loop (PLL) comprising: a voltage-controlled oscillator (VCO) having a plurality of operating curves, wherein, during PLL auto-trim operations, the oscillator is automatically trimmed to an appropriate oscillator operating curve for use during normal PLL operations; a phase/frequency detector (PFD) that generates error signals based on comparing an input signal and a PLL feedback signal; an integrating loop filter that generates a loop-filter voltage based on the PFD error signals, wherein: the VCO output signal is used to generate the PLL feedback signal; and during normal PLL operations, the loop-filter voltage is applied to the voltage input of the VCO; a state machine, wherein, during PLL auto-trim operations, the state machine applies a sequence of digital control input values to the VCO to select different VCO operating curves and the state machine receives and uses a voltage signal corresponding to the loop-filter voltage to select an appropriate trim setting for the VCO for normal PLL operations; and an inverter, connected between the loop filter and the state machine, which provides the voltage signal to the state machine.
Claim 27
Dependent Claim
118 words
The invention of claim 23, wherein: the PLL is a charge-pump PLL; and the PLL further comprises: a charge pump that generates amounts of charge corresponding to the error signals, wherein the loop filter accumulates the amounts of charge to generate the loop-filter voltage; an optional feedback divider that receives the VCO output signal and generates the PLL feedback signal and an optional input divider that receives a PLL input signal and generates the input signal to the PFD; and a switch configuration, such that, during normal PLL operations, the loop-filter voltage is applied to the voltage input of the VCO, and, during PLL auto-trim operations, a reference voltage is applied to the voltage input of the VCO.
Claim 28
Dependent Claim
36 words
The invention of claim 23, wherein the PLL further comprises a second PFD, a second charge pump, and a capacitor that are used to generate a voltage input to the state machine during PLL auto-trim operations.
Claim 29
Dependent Claim
176 words
An integrated circuit having a phase-lock loop (PLL) comprising: a voltage-controlled oscillator (VCO) having a plurality of operating curves, wherein, during PLL auto-trim operations, the oscillator is automatically trimmed to an appropriate oscillator operating curve for use during normal PLL operations; a phase/frequency detector (PFD) that generates error signals based on comparing an input signal and a PLL feedback signal; an integrating loop filter that generates a loop-filter voltage based on the PFD error signals, wherein: the VCO output signal is used to generate the PLL feedback signal; and during normal PLL operations, the loop-filter voltage is applied to the voltage input of the VCO; a state machine, wherein, during PLL auto-trim operations, the state machine applies a sequence of digital control input values to the VCO to select different VCO operating curves and the state machine selects an appropriate trim setting for the VCO for normal PLL operations; and a second PFD, a second charge pump, and a capacitor that are used to generate a voltage input to the state machine during PLL auto-trim operations.
Claim 30
Dependent Claim
176 words
An integrated circuit having a phase-lock loop (PLL) comprising: a voltage-controlled oscillator (VCO) having a plurality of operating curves, wherein, during PLL auto-trim operations, the oscillator is automatically trimmed to an appropriate oscillator operating curve for use during normal PLL operations; a phase/frequency detector (PFD) that generates error signals based on comparing an input signal and a PLL feedback signal; an integrating loop filter that generates a loop-filter voltage based on the PFD error signals, wherein: the VCO output signal is used to generate the PLL feedback signal; and during normal PLL operations, the loop-filter voltage is applied to the voltage input of the VCO; a state machine, wherein, during PLL auto-trim operations, the state machine applies a sequence of digital control input values to the VCO to select different VCO operating curves and the state machine selects an appropriate trim setting for the VCO for normal PLL operations; and a second PFD, a second charge pump, and a capacitor that are used to generate a voltage input to the state machine during PLL auto-trim operations.
Claim 31
Dependent Claim
118 words
The invention of claim 26, wherein: the PLL is a charge-pump PLL; and the PLL further comprises: a charge pump that generates amounts of charge corresponding to the error signals, wherein the loop filter accumulates the amounts of charge to generate the loop-filter voltage; an optional feedback divider that receives the VCO output signal and generates the PLL feedback signal and an optional input divider that receives a PLL input signal and generates the input signal to the PFD; and a switch configuration, such that, during normal PLL operations, the loop-filter voltage is applied to the voltage input of the VCO, and, during PLL auto-trim operations, a reference voltage is applied to the voltage input of the VCO.
Claim 32
Dependent Claim
13 words
The invention of claim 26, wherein the second PFD is a frequency-only detector.
References Cited (Backward Citations)
US4563657A
Cited
US4503401A
Cited
US4568888A
Cited
US4677394A
Cited
US4749961A
Cited
US4980652A
Cited
US5268654A
Cited
US5168245A
Cited
US5363419A
Cited
US5382922A
Cited
US5625325A
Cited
US5648744A
Cited
US5696468A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-08-23 | 2003-02-22 | 2003-08-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-08-23 | 2007-02-22 | 2007-08-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-08-23 | 2011-02-22 | 2011-08-24 | $7700.00 | Window Closed / Lapsed |