US5981340A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of building an EPROM cell without drain disturb and reduced select gate resistance
Assignee: North Star Innovations Inc
•
Filing: 1997-09-29
•
Granted: 1999-11-09
•
Expires: 2017-09-29
Abstract
Abstract A semiconductor device (70) includes a memory cell having a select transistor (67) and a storage transistor (65) having a relatively uniform tunnel dielectric thickness under both the floating gate (651) of the storage transistor and the select gate (671) of the select transistor (67). The select transistor (67) is adjacent to the drain region (68) for the memory cell to nearly eliminate a drain disturb problem. During programming, the control gate (652) is at a negative potential, and the drain region (68) is at a positive potential. The drain potential is sufficiently low to not degrade the tunnel dielectric layer (42) of the select transistor (67). During erase, a positive potential is applied to the control gate (652). The relatively uniform tunnel dielectric layer (42) thickness of the select transistor (67) allows for a faster operating device by increasing the read current of the memory device.
Inventors
- 👤 Kuo-Tung Chang
- 👤 Erwin J. Prinz
- 👤 Craig T. Swift
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 03:33
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/04; G11C16/0408; G11C16/0433; H; H10; H10B; H10B69/00
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
125 words
A method of fabricating a semiconductor device including a memory cell, wherein the method comprises the steps of: forming a tunnel dielectric layer over a substrate; forming a floating gate and a select gate over the tunnel dielectric layer, wherein the tunnel dielectric layer has a substantially uniform thickness below the floating gate and the select gate; forming an intergate dielectric layer over the floating gate; forming a control gate over the floating gate and the intergate dielectric layer; and forming a source region, drain/source region, and drain region for the memory cell, wherein: the source region, drain/source region, and drain region lie within the substrate; the floating gate overlaps the source and drain/source regions; and the select gate overlaps the drain/source and drain regions.
Claim 2
Independent Claim
125 words
A method of fabricating a semiconductor device including a memory cell, wherein the method comprises the steps of: forming a tunnel dielectric layer over a substrate; forming a floating gate and a select gate over the tunnel dielectric layer, wherein the tunnel dielectric layer has a substantially uniform thickness below the floating gate and the select gate; forming an intergate dielectric layer over the floating gate; forming a control gate over the floating gate and the intergate dielectric layer; and forming a source region, drain/source region, and drain region for the memory cell, wherein: the source region, drain/source region, and drain region lie within the substrate; the floating gate overlaps the source and drain/source regions; and the select gate overlaps the drain/source and drain regions.
Claim 3
Dependent Claim
18 words
The method of claim 1, wherein the tunnel dielectric layer has a thickness less than approximately 200 angstroms.
Claim 4
Dependent Claim
20 words
The method of claim 1, wherein the tunnel dielectric layer has a thickness in a range of approximately 40-120 angstroms.
Claim 5
Dependent Claim
26 words
The method of claim 1, wherein said step of forming the control gate further forms a conductive member over and electrically connected to the select gate.
Claim 6
Dependent Claim
125 words
The method of claim 1, wherein the steps of forming the floating gate, select gate, control gate, and conductive member are formed during steps of: forming a first conductive layer over the tunnel dielectric layer; patterning the first conductive layer for a first time; forming an intergate dielectric layer over the first conductive layer; forming a second conductive layer over the intergate dielectric layer; and patterning the first conductive layer for a second time and the second conductive layer to form a first gate structure and a second gate structure, wherein: the first gate structure includes the floating gate and the control gate; the second gate structure includes the select gate and a conductive member; and this step is performed using a single masking layer.
Claim 7
Independent Claim
127 words
A method of fabricating a semiconductor device including a memory cell, wherein the method comprises the steps of: forming a dielectric layer over a substrate; forming a first conductive layer over the dielectric layer; patterning the first conductive layer for a first time; forming an intergate dielectric layer over the first conductive layer; forming a second conductive layer over the intergate dielectric layer; and patterning the first conductive layer for a second time and the second conductive layer to form a first gate structure and a second gate structure, wherein: the first gate structure includes a floating gate and a control gate; the second gate structure includes a select gate and a conductive member; and electrically connecting the select gate and the conductive member to each other.
Claim 8
Independent Claim
127 words
A method of fabricating a semiconductor device including a memory cell, wherein the method comprises the steps of: forming a dielectric layer over a substrate; forming a first conductive layer over the dielectric layer; patterning the first conductive layer for a first time; forming an intergate dielectric layer over the first conductive layer; forming a second conductive layer over the intergate dielectric layer; and patterning the first conductive layer for a second time and the second conductive layer to form a first gate structure and a second gate structure, wherein: the first gate structure includes a floating gate and a control gate; the second gate structure includes a select gate and a conductive member; and electrically connecting the select gate and the conductive member to each other.
Claim 9
Dependent Claim
35 words
The method of claim 6, wherein: the floating gate and the select gate are formed from the first conductive layer; and the control gate and the conductive member are formed from the second conductive layer.
Claim 10
Dependent Claim
22 words
The method of claim 6, wherein the dielectric layer includes a tunnel dielectric layer having a thickness less than approximately 200 angstroms.
Claim 11
Dependent Claim
24 words
The method of claim 6, wherein the dielectric layer includes a tunnel dielectric layer having a thickness in a range of approximately 40-120 angstroms.
Claim 12
Dependent Claim
51 words
The method of claim 6, wherein: the floating gate, select gate, control gate, and conductive member are formed during the step of patterning the first conductive layer for a second time; and the step of patterning the first conductive layer for a second time is performed using a single masking layer.
Claim 13
Dependent Claim
55 words
The method of claim 6, further comprising a step of forming a source region, drain/source region, and drain region for the memory cell, wherein: the source region, drain/source region, and drain region lie within the substrate; the floating gate overlaps the source and drain/source regions; and the select gate overlaps the drain/source and drain regions.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-11-08 | 2003-05-10 | 2003-11-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-11-08 | 2007-05-10 | 2007-11-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-11-08 | 2011-05-10 | 2011-11-09 | $7700.00 | Window Closed / Lapsed |