Patent US4295057A successfully refreshed from Google Patents.
US4295057A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Dual signal control system
Assignee: Honeywell Inc
•
Filing: 1979-11-08
•
Granted: 1981-10-13
•
Expires: 1999-11-08
Abstract
Abstract An electronic control circuit is provided which operates on selected characteristics of oppositely phased control signals. A logic arrangement sorts out those signal portions having the selected characteristics to provide an output signal.
Inventors
- 👤 Thomas E. Hendrickson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 18:10
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/16
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
500 words
An electronic switching circuit receiving first and second control signals, said electronic switching circuit being capable of providing a logic output signal having a phasing of value changes therein similar to that phasing of changes in value of a selected one of said first and said second control signals for those changes of said selected signal which are sufficient in magnitude and rate of change, but only for each such change in said selected signal which is accompanied by a change of value in an opposite direction in that remaining one of said first and second control signals occurring sufficiently concurrently therewith, said electronic control circuit comprising: a first rising signal detector having an input region for receiving said first control signal, and having an output region, said first rising signal detector being capable of providing an output indication at said output region if said first control signal has an increase in value which exceeds a selected magnitude and also exceeds a selected rate of increase; a second rising signal detector having an input region for receiving said second control signal, and having an output region, said second rising signal detector being capable of providing an output indication at said output region if said second control signal has an increase in value which exceeds a selected magnitude and also exceeds a selected rate of increase; a first falling signal detector having an input terminal for receiving said first control signal, and having an output region, said first falling signal detector being capable of providing an indication at said output region if said first control signal has a decrease in value which exceeds a selected magnitude and also exceeds a selected rate of decrease; a second falling signal detector having an input region for receiving said second control signal, and having an output region, said second falling signal detector being capable of providing an indication at said output region if said second control signal has a decrease in value which exceeds a selected magnitude and also exceeds a selected rate of decrease; and a logical sorting means having a first input connected to said first rising signal detector output region, a second input electrically connected to said second rising signal detector output region, a third input electrically connected to said first falling signal detector output region, and a fourth input electrically connected to said second falling signal detector output region, and with said logic sorting means having an output region, said logic sorting means being capable of providing said electronic switching circuit logic output signal at said logical sorting means output region in a first state when output indications occur substantially concurrently at said first rising signal detector output region and said second falling signal detector output region, and of providing said electronic switching circuit logic output signal at said logical sorting means output region in a second state when output indications occur substantially concurrently at said first falling signal detector output region and said second rising signal detector output region.
Claim 2
Dependent Claim
500 words
An electronic switching circuit receiving first and second control signals, said electronic switching circuit being capable of providing a logic output signal having a phasing of value changes therein similar to that phasing of changes in value of a selected one of said first and said second control signals for those changes of said selected signal which are sufficient in magnitude and rate of change, but only for each such change in said selected signal which is accompanied by a change of value in an opposite direction in that remaining one of said first and second control signals occurring sufficiently concurrently therewith, said electronic control circuit comprising: a first rising signal detector having an input region for receiving said first control signal, and having an output region, said first rising signal detector being capable of providing an output indication at said output region if said first control signal has an increase in value which exceeds a selected magnitude and also exceeds a selected rate of increase; a second rising signal detector having an input region for receiving said second control signal, and having an output region, said second rising signal detector being capable of providing an output indication at said output region if said second control signal has an increase in value which exceeds a selected magnitude and also exceeds a selected rate of increase; a first falling signal detector having an input terminal for receiving said first control signal, and having an output region, said first falling signal detector being capable of providing an indication at said output region if said first control signal has a decrease in value which exceeds a selected magnitude and also exceeds a selected rate of decrease; a second falling signal detector having an input region for receiving said second control signal, and having an output region, said second falling signal detector being capable of providing an indication at said output region if said second control signal has a decrease in value which exceeds a selected magnitude and also exceeds a selected rate of decrease; and a logical sorting means having a first input connected to said first rising signal detector output region, a second input electrically connected to said second rising signal detector output region, a third input electrically connected to said first falling signal detector output region, and a fourth input electrically connected to said second falling signal detector output region, and with said logic sorting means having an output region, said logic sorting means being capable of providing said electronic switching circuit logic output signal at said logical sorting means output region in a first state when output indications occur substantially concurrently at said first rising signal detector output region and said second falling signal detector output region, and of providing said electronic switching circuit logic output signal at said logical sorting means output region in a second state when output indications occur substantially concurrently at said first falling signal detector output region and said second rising signal detector output region.
Claim 3
Dependent Claim
69 words
The circuit of claim 1 wherein one of said rising signal detectors and one of said falling signal detectors each further comprises a rate-of-change circuit having an input and an output, said rate-of-change circuit being capable of providing an output signal at said rate-of-change circuit output having a magnitude which depends on rates of change of value increases and decreases occurring in signals applied to said rate-of-change circuit input.
Claim 4
Dependent Claim
85 words
The circuit of claim 2 wherein siad one of said rising signal detectors and said one of said falling signal detectors each further comprises a threshold switch circuit having an input and an output, with said threshold switch circuit input being electrically connected to said rate-of-change circuit output, said threshold switch circuit being capable of providing an output indication at said threshold switch circuit output when a selected threshold magnitude is crossed during value changes in a signal applied to said threshold switch circuit input.
Claim 5
Dependent Claim
40 words
The circuit of claim 2 wherein said rate-of-change circuit comprises a rate capacitance electrically connected between said rate-of-change circuit input and output and a rate resistance electrically connected to that side of said capacitance connected toward said rate-of-change circuit output.
Claim 6
Dependent Claim
286 words
The circuit of claim 2 wherein a first transfer control field-effect device is provided in and on a first substrate, said first transfer control field-effect device comprising: a first transfer control field-effect device channel region located at least in part in a first selected region of said first substrate; first transfer control field-effect device first and second terminating regions, separated by said first transfer control field-effect device channel region, into which and out of which primary currents through said first field-effect device can, at least in part, pass upon electrical energization of said first transfer control field-effect device first and second terminating regions, said first field-effect device first terminating region being electrically connected to a first terminal means adapted for electrical connection to a first circuit portion arrangement which includes an electrical power supply means and a load means, and said first field-effect device second terminating region being electrically connected to a second terminal means adapted for electrical connection to said first circuit portion arrangement; and a first transfer control field-effect device gate region capable of effecting, upon electrical energization thereof, any current flow occurring through said first transfer control field-effect device channel region as a result of electrical energization of said first transfer control field-effect device first and second terminating regions; said first transfer control field-effect device gate region being electrically connected to said logical sorting means output region; and wherein an energy storage means having first and second polarity regions between which said energy storage means is capable of providing electrical energy storage, said energy storage means first polarity region being electrically connected to said first substrate with said energy storage means being electrically connected between said first substrate and said first circuit portion.
Claim 7
Dependent Claim
167 words
The circuit of claim 3 wherein said logic sorting means further comprises: a first logic gate circuit having first and second inputs and an output, said first logic gate circuit first input being electrically connected to said first rising signal detector output region, and said first logic gate circuit second input being electrically connected to said second falling signal detector output region; a second logic gate circuit having first and second inputs and having an output, said second logic gate circuit first input being electrically connected to said second rising signal detector output region, and said second logic gate circuit second input being electrically connected to said first falling signal detector output region; and a flip-flop means having a first input and a second input, and an output, said second input being electrically connected to a selected one of said first and second logic gate circuit outputs, and said first input being electrically connected to that remaining one of said first and second logic gate circuit outputs.
Claim 8
Dependent Claim
23 words
The circuit of claim 4 wherein said rate capacitance is electrically connected directly to said rate-of-change circuit input and said rate-of-change circuit output.
Claim 9
Dependent Claim
34 words
The circuit of claim 5 wherein said first and econd rising signal detectors, said first and second falling signal detectors, and said logical sorting means are also provided in and on said first substrate.
Claim 10
Dependent Claim
20 words
The circuit of claim 5 wherein said energy storage means has connected in parallel therewith a supply voltage regulating means.
Claim 11
Dependent Claim
85 words
The circuit of claim 5 wherein said one of said rising signal detectors and said one of said falling signal detectors each further comprises a threshold switch circuit having an input and an output, with said threshold switch circuit input being electrically connected to said rate-of-change circuit output, said threshold switch circuit being capable of providing an output indication at said threshold switch circuit output when a selected threshold magnitude is crossed during value changes in a signal applied to said threshold switch circuit input.
Claim 12
Dependent Claim
30 words
The circuit of claim 6 wherein said first logic gate circuit is effectively an AND logic gate circuit and said second logic gate circuit is effectively an AND gate circuit.
Claim 13
Dependent Claim
46 words
The circuit of claim 8 wherein said first and second rising signal detectors, said first and second falling signal detectors, and said logical sorting means are electrically operated at least in part by voltage occurring across said energy storage means or a fraction of such voltage.
Claim 14
Dependent Claim
33 words
The circuit of claim 9 wherein said energy means is a storage capacitance means and said voltage regulating means is a series combination of a supply resistance means and a zener diode means.
Claim 15
Dependent Claim
84 words
The circuit of claim 9 wherein said one of said rising signal detectors and said one of said falling signal detectors further comprises a threshold switch circuit having an input and an output, and said threshold switch circuit input being electrically connected to said rate-of-change circuit output, said threshold switch circuit being capable of providing an output indication at said threshold switch circuit output when a selected threshold magnitude is crossed during value changes in a signal applied to said threshold switch circuit input.
Claim 16
Dependent Claim
30 words
The circuit of claim 11 wherein said flip-flop means is an R-S flip-flop means with said first input being an R input and said second input being an S input.
Claim 17
Dependent Claim
15 words
The circuit of claim 12 wherein said energy storage means is a storage capacitance means.
References Cited (Backward Citations)
US2489297A
Cited
US3107306A
Cited
US3567961A
Cited
US3659209A
Cited
US3646455A
Cited
US3654516A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-10-12 | 1985-04-13 | 1985-10-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-10-12 | 1989-04-13 | 1989-10-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-10-12 | 1993-04-13 | 1993-10-13 | $7700.00 | Window Closed / Lapsed |