Nonvolatile semiconductor memory device with a bias circuit

Claim 1

A nonvolatile semiconductor memory device with a bias circuit for use with a data sense means comprising: a bit line; an input node for said data sense means; a memory cell transistor forming a nonvolatile memory cell, the drain of said transistor being connected to said bit line; a first MOS transistor having a channel of a first conductivity type and having a threshold voltage, the drain and gate of said first transistor being connected to a node, and the source of said first transistor being coupled to a power source potential; second and third MOS transistors, each having a channel of a second conductivity type and a threshold voltage, connected in series between said node and a reference potential, the drain and gate of said second transistor being interconnected, and the drain and gate of said third transistor being interconnected; a fourth MOS transistor, having a channel of said second conductivity type and a threshold voltage, for controlling charging of said bit line, said fourth MOS transistor having a threshold voltage substantially equal to that of said second MOS transistor, one terminal of the drain-source path of said fourth transistor being connected to said power source potential and the other terminal of the drain-source path being coupled to said bit line, and the gate of said fourth transistor being connected to said node; and a fifth transistor, connected between said bit line and said input node, having a channel of said second conductivity type and a threshold voltage substantially equal to that of each of said second and fourth MOS transistors, the gate of said fifth transistor being connected to said node, wherein the threshold voltage of said third MOS transistor is different from that of each of said second, fourth, and fifth MOS transistors.