Power supply interlock for a distributed power system

Claim 2

An electronic system including a plurality of circuit board modules, wherein each module includes metal oxide semiconductor (MOS) logic circuits, and wherein logic signals are transmitted between the logic circuits on different modules via a multiple signal data bus, with one of the data bus signals being an enable signal, and wherein each of the circuit board modules comprises: a power supply, which normally provides a power supply voltage to the logic circuits located in the module; a termination supply, which normally provides a termination voltage to the logic circuits located in the module, and the termination supply having an enable input; and a power supply interlock circuit connected to control the enable input of the termination supply, the interlock circuit comprising: a sensing circuit, connected to the power supply voltage and the enable input, and connected to set the enable signal to a logic false level when the power supply is not providing the supply voltage, and also connected to set the enable signal to a logic true level when the power supply is operating normally and providing the power supply voltage; and an enabling circuit, connected to the supply voltage and the enable signal, for activating the enable input of the termination supply only when the enable signal is in the logic true state indicating that all of the power supplies are operating normally.

Claim 3

An electronic system as in claim 1 wherein the power supply is a direct-current(DC)-to-DC converter.

Claim 4

An electronic system as in claim 1 wherein the termination supply is a voltage regulator.

Claim 5

An electronic system as in claim 1 wherein the enable signal is an open-collector signal which is normally pulled to a deasserted voltage level by another power supply which is known to always be installed in the system, the open-collector enable signal being deasserted through a pull-up resistor, and wherein the sensing circuits assert the open-collector enable signal to indicate that their respective power supplies are not operating normally.

Claim 6

An electronic system as in claim 4 wherein the enabling circuit activates the enable input of its respective termination supply by coupling the power supply voltage from its respective power supply to the termination supply only when the open-collector enable signal is deasserted.

Claim 7

An electronic system as in claim 1 wherein the sensing circuit comprises: a first transistor having an enable terminal and a pair of signal terminals, the enable terminal being connected to receive the votlage provided by the power supply, and a first one of the signal terminals being connected to a ground reference voltage; and a second transistor having an enable terminal and a pair of signal terminals, the enable terminal being connected to a second one of the signal terminals in the first transistor, a first one of the signal terminals of the second transistor being connected to the ground reference voltage, and a second one of the signal terminals in the second transistor providing the enable signal.

Claim 8

An electronic system as in claim 6 wherein the first and second transistors are bipolar transistors, and the enable terminals of the first and second transistors are base terminals, and the first and second signal terminals of the transistors are collector and emitter terminals, respectively.

Claim 9

An electronic system as in claim 1 wherein the enabling circuit comprises: a first transistor having an enable terminal and a pair of signal terminals, the enable terminal being connected to the enable signal, and a first one of the signal terminals being connected to a ground reference voltage; and a second transistor having an enable terminal and a pair of signal terminals, the enable terminal being connected to a second one of the signal terminals of the first transistor, a first one of the signal terminals in the second transistor being connected to the voltage provided by the power supply, and a second one of the signal terminals in the second transistor being connected to the enable input of the termination supply.

Claim 10

A power supply interlock circuit for use in electronic system which includes a plurality of circuit modules, wherein each module includes metal oxide semiconductor (MOS) logic circuits that require both a high supply voltage, Vdd, as well as a low termination voltage, Vterm, which is lower than Vdd, and the Vterm and Vdd voltages for each module being generated by voltage generator circuits located on each module, and wherein logic signals are transmitted between the logic circuits on different modules via a multiple signal data bus, each of the data bus signals being connected to a termination impedance located on each of the modules, and where a common Vterm-enable signal is bussed to each of the modules, and an interlock circuit is located on each of the modules, the interlock circuits each comprising: a sensing circuit, connected to the Vdd voltage and the common Vterm-enable signal, and connected to set the common Vterm-enable signal to a logic false level when the Vdd voltage is not within its nominal operating range, and also connected to set the common Vterm-enable signal to a logic true level when the Vdd voltage is within its nominal operating range; and an enabling circuit, connected to the Vdd voltage and the common Vterm-enable signal, for activating the power supply which provides the Vterm voltage only when the common Vterm-enable signal is in the logic true state indicating that all of the Vdd power supplies are generating Vdd voltages within their nominal operating ranges.

Claim 11

A power supply interlock circuit for use in electronic system which includes a plurality of circuit modules, wherein each module includes metal oxide semiconductor (MOS) logic circuits that require both a high supply voltage, Vdd, as well as a low termination voltage, Vterm, which is lower than Vdd, and the Vterm and Vdd voltages for each module being generated by voltage generator circuits located on each module, and wherein logic signals are transmitted between the logic circuits on different modules via a multiple signal data bus, each of the data bus signals being connected to a termination impedance located on each of the modules, and where a common Vterm-enable signal is bussed to each of the modules, and an interlock circuit is located on each of the modules, the interlock circuits each comprising: a sensing circuit, connected to the Vdd voltage and the common Vterm-enable signal, and connected to set the common Vterm-enable signal to a logic false level when the Vdd voltage is not within its nominal operating range, and also connected to set the common Vterm-enable signal to a logic true level when the Vdd voltage is within its nominal operating range; and an enabling circuit, connected to the Vdd voltage and the common Vterm-enable signal, for activating the power supply which provides the Vterm voltage only when the common Vterm-enable signal is in the logic true state indicating that all of the Vdd power supplies are generating Vdd voltages within their nominal operating ranges.

Claim 12

A power supply interlock circuit as in claim 9 wherein the Vdd voltage is generated by a direct current (DC)-to-DC converter.

Claim 13

A power supply interlock circuit as in claim 9 wherein the Vterm voltage is generated by a voltage regulator.

Claim 14

A power supply interlock circuit as in claim 9 wherein the common Vterm-enable signal is an open-collector enable signal which is normally pulled to the Vdd voltage by a separate power supply which is isolated from the other module power supplies, the open-collector enable signal being pulled high through a pull-up resistor connected to the separate power supply.

Claim 15

A power supply interlock circuit as in claim 12 wherein the sensing circuit pulls the open-collector enable signal down to a ground reference voltage to indicate that the Vdd voltage generated by its respective local power supply is not within the nominal operating ranges.