US5345185A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Logarithmic amplifier gain stage
Assignee: Analog Devices Inc
•
Filing: 1992-04-14
•
Granted: 1994-09-06
•
Expires: 2012-04-14
Abstract
Abstract A logarithmic amplifier gain stage for supplying, in response to an instantaneous input signal, an output signal representing a portion of a corresponding logarithmic value of the input signal. The gain stage includes a transistor amplifier having an input that receives the input signal and an intermediate output that supplies an intermediate output signal. A full-wave detector having an input coupled to the intermediate output of the transistor amplifier receives the intermediate output signal and supplies the output signal wherein the detector includes a rectifier comprising transistors having different effective emitter areas. The different emitter areas can be formed by physical differences in emitter area of the full-wave rectifier transistors. In another embodiment of the invention, the different emitter areas can be synthesized by controlling a voltage between a base and an emitter of at least one transistor in the full-wave rectifier. The full-wave detector performs the demodulating function and also drives the input of a succeeding gain stage.
Inventors
- 👤 Barrie Gilbert
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 08:12
CPC Classifications
H; H03; H03G; H03G7/00; H03G7/001
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
128 words
A logarithmic amplifier gain stage for supplying, in response to an instantaneous input signal, an output signal representing a portion of a corresponding logarithmic value of the input signal, comprising: a transistor amplifier having an input that receives the input signal and an intermediate output that supplies an intermediate output signal; and a full-wave detector having an input coupled to the intermediate output of the transistor amplifier that receives the intermediate output signal and an output that supplies the output signal, the detector including a rectifier comprising rectifying transistors having different effective emitter areas for demodulating a signal applied to the input of the full-wave detector, wherein each rectifying transistor has a base and all bases of the rectifying transistors are coupled together by a single bias line.
Claim 2
Dependent Claim
128 words
A logarithmic amplifier gain stage for supplying, in response to an instantaneous input signal, an output signal representing a portion of a corresponding logarithmic value of the input signal, comprising: a transistor amplifier having an input that receives the input signal and an intermediate output that supplies an intermediate output signal; and a full-wave detector having an input coupled to the intermediate output of the transistor amplifier that receives the intermediate output signal and an output that supplies the output signal, the detector including a rectifier comprising rectifying transistors having different effective emitter areas for demodulating a signal applied to the input of the full-wave detector, wherein each rectifying transistor has a base and all bases of the rectifying transistors are coupled together by a single bias line.
Claim 3
Dependent Claim
28 words
The logarithmic amplifier gain stage of claim 1, wherein the full-wave detector further comprises means for increasing a slew rate of the gain stage without consuming additional power.
Claim 4
Dependent Claim
26 words
The logarithmic amplifier gain stage of claim 2, wherein the full-wave detector comprises two half-wave rectifiers that respectively respond to different polarities of the input signal.
Claim 5
Dependent Claim
39 words
The logarithmic amplifier gain stage of claim 3, wherein the means for increasing the slew rate comprises at least one capacitor coupling a first one of the two half-wave rectifiers to a second one of the two half-wave rectifiers.
Claim 6
Dependent Claim
41 words
The logarithmic amplifier gain stage of claim 1, further comprising means, coupled between the transistor amplifier and the full-wave detector, for reducing a variation in a phase of the output signal with a variation in a level of the input signal.
Claim 7
Dependent Claim
45 words
The logarithmic amplifier gain stage of claim 5, wherein the means for reducing a variation in a phase of the output signal with a variation in a level of the input signal comprises at least one capacitor coupling the transistor amplifier to the full-wave detector.
Claim 8
Dependent Claim
21 words
The logarithmic amplifier gain stage of claim 1, wherein the gain stage requires power from only a single polarity power supply.
Claim 9
Dependent Claim
25 words
The logarithmic amplifier gain stage of claim 1, wherein the different emitter areas are formed by physical differences in emitter areas of the rectifier transistors.
Claim 10
Dependent Claim
39 words
The logarithmic amplifier gain stage of claim 1, wherein the full-wave detector further comprises means for controlling a voltage between a base and an emitter of at least one transistor in the rectifier to synthesize the different emitter areas.
Claim 11
Dependent Claim
32 words
The logarithmic amplifier gain stage of claim 1, wherein the single bias line includes a plurality of resistors, each resistor having a resistance equal to or a multiple of a unit value.
Claim 12
Dependent Claim
66 words
The logarithmic amplifier gain stage of claim 4, wherein the means for increasing the slew rate comprises a first capacitor coupling an output of the first one of the two half-wave rectifiers to the second one of the two half-wave rectifiers and a second capacitor coupling an output of the second one of the two half-wave rectifiers to the first one of the two half-wave rectifiers.
Claim 13
Dependent Claim
152 words
A logarithmic amplifier gain stage for supplying, in response to an instantaneous input signal, an output signal representing a portion of a corresponding logarithmic value of the input signal, comprising: a transistor amplifier having an input that receives the input signal and an intermediate output that supplies an intermediate output signal; and a full-wave detector having an input coupled to the intermediate output of the transistor amplifier that receives the intermediate output signal and an output that supplies the output signal, the detector including at least two half-wave rectifies, each half-wave rectifier comprising a pair of transistors having different effective emitter areas and a resistor coupling a base of each transistor in the pair together and wherein a base of one of the transistors in one of the at least two half-wave rectifiers is coupled to a base of one of the transistors in another of the at least two half-wave rectifiers.
Claim 14
Dependent Claim
152 words
A logarithmic amplifier gain stage for supplying, in response to an instantaneous input signal, an output signal representing a portion of a corresponding logarithmic value of the input signal, comprising: a transistor amplifier having an input that receives the input signal and an intermediate output that supplies an intermediate output signal; and a full-wave detector having an input coupled to the intermediate output of the transistor amplifier that receives the intermediate output signal and an output that supplies the output signal, the detector including at least two half-wave rectifies, each half-wave rectifier comprising a pair of transistors having different effective emitter areas and a resistor coupling a base of each transistor in the pair together and wherein a base of one of the transistors in one of the at least two half-wave rectifiers is coupled to a base of one of the transistors in another of the at least two half-wave rectifiers.
Claim 15
Dependent Claim
28 words
The logarithmic amplifier gain stage of claim 12, wherein the full-wave detector further comprises means for increasing a slew rate of the gain stage without consuming additional power.
Claim 16
Dependent Claim
45 words
The logarithmic amplifier gain stage of claim 13, wherein the one of the at least two half-wave rectifiers responds to a first polarity of the input signal and another of the at least two half-wave rectifiers responds to a second polarity of the input signal.
Claim 17
Dependent Claim
41 words
The logarithmic amplifier gain stage of claim 14, wherein the means for increasing the slew rate comprises at least one capacitor coupling a first one of the two half-wave rectifiers to a second one of the at least two half-wave rectifiers.
Claim 18
Dependent Claim
41 words
The logarithmic amplifier gain stage of claim 12, further comprising means, coupled between the transistor amplifier and the full-wave detector, for reducing a variation in a phase of the output signal with a variation in a level of the output signal.
Claim 19
Dependent Claim
45 words
The logarithmic amplifier gain stage of claim 16, wherein the means for reducing a variation in a phase of the output signal with a variation in a level in the input signal comprises at least one capacitor coupling the transistor amplifier to the full-wave detector.
Claim 20
Dependent Claim
21 words
The logarithmic amplifier gain stage of claim 12, wherein the gain stage requires power from only a single polarity power supply.
Claim 21
Dependent Claim
25 words
The logarithmic amplifier gain stage of claim 12, wherein the different emitter areas are formed by physical differences in emitter areas of the rectifier transistors.
Claim 22
Dependent Claim
39 words
The logarithmic amplifier gain stage of claim 12, wherein the full-wave detector further comprises means for controlling a voltage between a base and an emitter of at least one transistor in the rectifier to synthesize the different emitter areas.
Claim 23
Dependent Claim
30 words
The logarithmic amplifier gain stage of claim 12, wherein the resistor coupling a base of each transistor together has a resistance equal to or a multiple of a unit value.
Claim 24
Dependent Claim
66 words
The logarithmic amplifier gain stage of claim 15, wherein the means for increasing the slew rate comprises a first capacitor coupling an output of the first one of the two half-wave rectifiers to the second one of the two half-wave rectifiers and a second capacitor coupling an output of the second one of the two half-wave rectifiers to the first one of the two half-wave rectifiers.
References Cited (Backward Citations)
DE1208771B
Cited
US3435353A
Cited
US3584232A
Cited
US3605027A
Cited
US3668535A
Cited
DE2545535A1
Cited
US4238738A
Cited
US4274061A
Cited
US4242693A
Cited
GB2067374A
Cited
US4323854A
Cited
US4333023A
Cited
EP0064126A2
Cited
JPS5836008A
Cited
US4565935A
Cited
US4604532A
Cited
US4604586A
Cited
US4716316A
Cited
US4724337A
Cited
US4701720A
Cited
EP0248428A2
Cited
JPS62296610A
Cited
US4724397A
Cited
JPS6410707A
Cited
US4933641A
Cited
US4929909A
Cited
US4990803A
Cited
US5057717A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-09-05 | 1998-03-07 | 1998-09-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-09-05 | 2002-03-07 | 2002-09-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-09-05 | 2006-03-07 | 2006-09-06 | $7700.00 | Window Closed / Lapsed |