US5619720A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital signal processor having link ports for point-to-point communication
Assignee: Analog Devices Inc
•
Filing: 1996-07-29
•
Granted: 1997-04-08
•
Expires: 2016-07-29
Abstract
Abstract A monolithic digital signal processor includes a core processor for performing digital signal computations, an I/O processor for controlling external access to and from the digital signal processor through an external port, first and second memory banks for storing instructions and data for the digital signal computations, and first and second buses interconnecting the core processor, the I/O processor and the memory banks. The core processor and the I/O processor access the memory banks on the first bus without interference on different clock phases of a clock cycle. The internal memory and the I/O processor of the digital signal processor are assigned to a region of a global memory space, which facilitates multiprocessing configurations. In a multiprocessor system, each digital signal processor is assigned a processor ID. The digital signal processor includes a bus arbitration circuit for controlling access to an external bus through the external port. The digital signal processor may include one or more serial ports and one or more link ports for point-to-point communication with external devices. A DMA controller controls DMA transfers through the external port, the serial ports and the link ports.
Inventors
- 👤 Douglas Garde
- 👤 Aaron H. Gorius
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 00:44
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/20; G06F13/28
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
140 words
A digital signal processor, comprising: a core processor for performing digital signal computations; a memory for storing instructions and data values for the digital signal computations; a memory bus interconnecting said core processor and said memory; a link port for communication with an external device, said link port including means for transmitting to said external device a link clock and a data word of m bits, said data word being transmitted on n data lines as a series of m/n nibbles of n bits each, where n is at least 4, one nibble being transmitted on each link clock cycle, and means responsive to deassertion of an acknowledge signal by said external device during transmission of said data word for completing transmission of said data word; and an I/O processor including means for interconnecting said link port and said memory.
Claim 2
Dependent Claim
140 words
A digital signal processor, comprising: a core processor for performing digital signal computations; a memory for storing instructions and data values for the digital signal computations; a memory bus interconnecting said core processor and said memory; a link port for communication with an external device, said link port including means for transmitting to said external device a link clock and a data word of m bits, said data word being transmitted on n data lines as a series of m/n nibbles of n bits each, where n is at least 4, one nibble being transmitted on each link clock cycle, and means responsive to deassertion of an acknowledge signal by said external device during transmission of said data word for completing transmission of said data word; and an I/O processor including means for interconnecting said link port and said memory.
Claim 3
Dependent Claim
55 words
A digital signal processor as defined in claim 1 wherein said link port further includes means for sampling said acknowledge signal at a prescribed sampling time during transmission of said data word and for proceeding with transmission of a next data word if the acknowledge signal is in an asserted state at the sampling time.
Claim 4
Dependent Claim
37 words
A digital signal processor as defined in claim 2 wherein said core processor operates in response to a clock signal having a clock frequency and wherein said link clock has a frequency equal to said clock frequency.
Claim 5
Dependent Claim
41 words
A digital signal processor as defined in claim 1 wherein said core processor operates in response to a clock signal having a clock frequency and wherein said link clock has a frequency which is an integer multiple of said clock frequency.
Claim 6
Dependent Claim
15 words
A digital signal processor as defined in claim 1 wherein m is 32 or 48.
Claim 7
Dependent Claim
36 words
A digital signal processor as defined in claim 1 wherein said link port further includes means for signaling said external device in accordance with a prearranged protocol using only said link clock and said acknowledge signal.
Claim 8
Dependent Claim
152 words
A digital signal processor, comprising: a core processor for performing digital signal computations; a memory for storing instructions and data for the digital signal computations; a memory bus interconnecting said core processor and said memory; a link port for communication with an external device, said link port including means for receiving from said external device a link clock and a data word of m bits, said data word being received on n data lines as a series of m/n nibbles of n bits each, where n is at least 4, one nibble being received on each link clock cycle, and acknowledge means for deasserting an acknowledge signal when a link buffer is full, said means for receiving including means for completing reception of said data word when said acknowledge signal is deasserted during reception of said data word; and an I/O processor including means for interconnecting said link port and said memory.
Claim 9
Dependent Claim
152 words
A digital signal processor, comprising: a core processor for performing digital signal computations; a memory for storing instructions and data for the digital signal computations; a memory bus interconnecting said core processor and said memory; a link port for communication with an external device, said link port including means for receiving from said external device a link clock and a data word of m bits, said data word being received on n data lines as a series of m/n nibbles of n bits each, where n is at least 4, one nibble being received on each link clock cycle, and acknowledge means for deasserting an acknowledge signal when a link buffer is full, said means for receiving including means for completing reception of said data word when said acknowledge signal is deasserted during reception of said data word; and an I/O processor including means for interconnecting said link port and said memory.
Claim 10
Dependent Claim
47 words
A digital signal processor as defined in claim 7 wherein said link port further includes means for counting a number of nibbles received from said external device and means for generating an error signal when said number of nibbles received is not equal to a prescribed value.
Claim 11
Dependent Claim
53 words
A digital signal processor as defined in claim 7 wherein said acknowledge means includes means for deasserting said acknowledge signal after a first nibble of said data word is received and for reasserting said acknowledge signal when said link buffer is not full to indicate that a next data word may be transmitted.
Claim 12
Dependent Claim
19 words
A digital signal processor as defined in claim 7 wherein said external device comprises a second digital signal processor.
Claim 13
Independent Claim
119 words
A method for communication between a digital signal processor and an external device comprising the steps of: (a) said digital signal processor transmitting to said external device a link clock and a data word of m bits, including the step of transmitting said data word on n data lines as a series of m/n nibbles of n bits each, where n is at least 4, one nibble being transmitted on each link clock cycle; (b) said external device deasserting an acknowledge signal during transmission of said data word to indicate an impending buffer full condition; and (c) said digital signal processor completing transmission of said data word in response to deassertion of said acknowledge signal by said external device.
Claim 14
Independent Claim
119 words
A method for communication between a digital signal processor and an external device comprising the steps of: (a) said digital signal processor transmitting to said external device a link clock and a data word of m bits, including the step of transmitting said data word on n data lines as a series of m/n nibbles of n bits each, where n is at least 4, one nibble being transmitted on each link clock cycle; (b) said external device deasserting an acknowledge signal during transmission of said data word to indicate an impending buffer full condition; and (c) said digital signal processor completing transmission of said data word in response to deassertion of said acknowledge signal by said external device.
Claim 15
Dependent Claim
49 words
A method as defined in claim 11 further including said digital signal processor sampling said acknowledge signal at a prescribed sampling time during transmission of said data word and initiating transmission of a next data word if the acknowledge signal is in an asserted state at the sampling time.
References Cited (Backward Citations)
US4106090A
Cited
US4439839A
Cited
US4672582A
Cited
US4809217A
Cited
WO1990007154A1
Cited
EP0427407A2
Cited
US5009417A
Cited
EP0537072A1
Cited
EP0540206A2
Cited
EP0560020A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-04-07 | 2000-10-07 | 2001-04-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-04-07 | 2004-10-07 | 2005-04-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-04-07 | 2008-10-07 | 2009-04-08 | $7700.00 | Window Closed / Lapsed |