← Back to Patent Explorer
US5739579A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for forming interconnections for semiconductor fabrication and semiconductor device having such interconnections

Assignee: Intel Corp
•
Filing: 1996-09-10
•
Granted: 1998-04-14
•
Expires: 2016-09-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for forming interconnections for semiconductor fabrication and semiconductor devices have such interconnections are described. A first patterned dielectric layer is formed over a semiconductor substrate and has a first opening filed with conductive material. Another patterned dielectric layer is formed over the first dielectric layer and has a second opening over at least a portion of the conductive material. The first patterned dielectric layer may serve as an etch-stop in patterning the other patterned dielectric layer. Also, a dielectric etch-stop layer may be formed over the first patterned dielectric layer and over the conductive material before the other patterned dielectric layer has been formed. This dielectric etch-stop layer may serve as an etch-stop in patterning the other patterned dielectric layer. The second opening exposes a portion of the dielectric etch-stop layer. The exposed portion of the dielectric etch-stop layer is removed. The second opening is filled with conductive material.

Inventors

  • 👤 Chien Chiang
  • 👤 David B. Fraser

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 23:06
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/071; H10W20/074; H10W20/077; H10W20/031; H10W20/032; H10W20/033; H10W20/038; H10W20/039; H10W20/056; H10W20/063; H10W20/081; H10W20/084; H10W20/40; H10W20/41; H10W20/42; H10W20/45; H10W20/48; H10W20/425; H10W20/44; H10W20/4403; H10W20/4405; H10W20/4432; Y; Y10; Y10S; Y10S438/00; Y10S438/942; Y10S438/945; Y10S438/975

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 168 words
A semiconductor device comprising: (a) a semiconductor substrate; (b) a first patterned dielectric layer disposed over the semiconductor substrate, the first patterned dielectric layer having a first dielectric material and having a first opening filled with first conductive material, the first conductive material being adjacent to and in direct contact with the dielectric layer; (c) a second patterned dielectric layer disposed over the first patterned dielectric layer, the second patterned dielectric layer having a second dielectric material and having a second opening; and (d) a third patterned dielectric layer disposed over the second patterned dielectric layer, the third patterned dielectric layer having a third dielectric material and having a third opening over the second opening and over at least a portion of the first conductive material, wherein the bottom of the third opening is approximately equal in width and aligned to the second opening; wherein the second opening and the third opening are filled with second conductive material over at least a portion of the first conductive material.
Claim 2
Dependent Claim 168 words
A semiconductor device comprising: (a) a semiconductor substrate; (b) a first patterned dielectric layer disposed over the semiconductor substrate, the first patterned dielectric layer having a first dielectric material and having a first opening filled with first conductive material, the first conductive material being adjacent to and in direct contact with the dielectric layer; (c) a second patterned dielectric layer disposed over the first patterned dielectric layer, the second patterned dielectric layer having a second dielectric material and having a second opening; and (d) a third patterned dielectric layer disposed over the second patterned dielectric layer, the third patterned dielectric layer having a third dielectric material and having a third opening over the second opening and over at least a portion of the first conductive material, wherein the bottom of the third opening is approximately equal in width and aligned to the second opening; wherein the second opening and the third opening are filled with second conductive material over at least a portion of the first conductive material.
Claim 3
Dependent Claim 17 words
The device of claim 1, wherein the second opening is greater in width than the first opening.
Claim 4
Dependent Claim 13 words
The device of claim 1, wherein the second dielectric material includes silicon nitride.
Claim 5
Dependent Claim 13 words
The device of claim 1, wherein the third dielectric material includes silicon dioxide.
Claim 6
Dependent Claim 13 words
The device of claim 4, wherein the second dielectric material includes silicon nitride.
Claim 7
Dependent Claim 42 words
The device of claim 1, wherein the first opening has a bottom and sidewalls, and wherein the first conductive material includes a barrier layer over the bottom and sidewalls of the first opening and includes a conductive layer over the barrier layer.
Claim 8
Dependent Claim 11 words
The device of claim 6, wherein the conductive layer includes copper.
Claim 9
Dependent Claim 12 words
The device of claim 7, wherein the barrier layer includes titanium nitride.
Claim 10
Dependent Claim 42 words
The device of claim 6, wherein the second patterned dielectric layer overlies a portion of the conductive layer, and wherein the second dielectric material includes a barrier material for the conductive layer, the barrier material being disposed adjacent to the conductive layer.
Claim 11
Dependent Claim 13 words
The device of claim 9, wherein the second dielectric material includes silicon nitride.
Claim 12
Dependent Claim 17 words
The device of claim 9, wherein the first opening is greater in width than the second opening.
Claim 13
Dependent Claim 51 words
The device of claim 6, wherein the second opening and the third opening have a bottom and sidewalls, and wherein the second conductive material includes a second barrier layer over the bottom and sidewalls of the second and third openings and includes a second conductive layer over the second barrier layer.
Claim 14
Dependent Claim 12 words
The device of claim 12, wherein the second conductive layer includes copper.
Claim 15
Dependent Claim 13 words
The device of claim 13, wherein the second barrier layer includes titanium nitride.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-04-13 2001-10-13 2002-04-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-04-13 2005-10-13 2006-04-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-04-13 2009-10-13 2010-04-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag