US5751012A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Polysilicon pillar diode for use in a non-volatile memory cell
Assignee: Round Rock Research LLC
•
Filing: 1995-06-07
•
Granted: 1998-05-12
•
Expires: 2015-06-07
Abstract
Abstract There is described a memory cell having a vertically oriented polysilicon pillar diode for use in delivering large current flow through a variable resistance material memory element. The pillar diode comprises a plurality of polysilicon layers disposed in a vertical stack between a wordline and digitline. The memory element is disposed in series with the diode, also between the wordline and the digitline. The diode is capable of delivering the large current flow required to program the memory element without also requiring the surface space on the upper surface of the memory matrix normally associated with such powerful diodes. The invention allows memory cells to be disposed every 0.7 microns or less across the face of a memory matrix. Further, the memory cell is easily fabricated using standard processing techniques. The unique layout of the inventive memory cell allows fabrication with as few as three mask steps or less.
Inventors
- 👤 Graham R. Wolstenholme
- 👤 Philip J. Ireland
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 19:31
CPC Classifications
H; H10; H10D; H10D48/00; H10D48/30; H10D48/38; H10D48/381; H10B; H10B63/00; H10B63/10; H10B63/20
Claims Analysis
Total Claims: 32
Claim 1
Independent Claim
99 words
A memory cell having a first and second nodes, said cell comprising: a memory element having a layer of programmable resistive material bounded by a first electrode and a second electrode, said memory element electrically coupled to said first node; and a diode formed by depositing at least three silicon layers on a substrate and by selectively etching through said silicon layers to form a distinct pillar of silicon layers, said diode being electrically coupled to said memory element and to said second node, and said silicon layers comprising an N- layer, an N+ layer, and a P+ layer.
Claim 2
Dependent Claim
99 words
A memory cell having a first and second nodes, said cell comprising: a memory element having a layer of programmable resistive material bounded by a first electrode and a second electrode, said memory element electrically coupled to said first node; and a diode formed by depositing at least three silicon layers on a substrate and by selectively etching through said silicon layers to form a distinct pillar of silicon layers, said diode being electrically coupled to said memory element and to said second node, and said silicon layers comprising an N- layer, an N+ layer, and a P+ layer.
Claim 3
Dependent Claim
13 words
The memory cell of claim 1, wherein said programmable resistive material is chalcogenide.
Claim 4
Dependent Claim
36 words
The memory cell of claim 1, wherein said pillar is disposed above said first node, and wherein said memory element is disposed above said pillar, and wherein said second node is disposed above said memory element.
Claim 5
Dependent Claim
26 words
The memory cell of claim 1, wherein said first node is disposed in an oxide base and wherein said pillar is disposed on said oxide base.
Claim 6
Dependent Claim
35 words
The memory cell of claim 1, wherein said diode further comprises at least one layer of material that reduces the resistance of said diode in operation, said layer being formed during formation of said pillar.
Claim 7
Dependent Claim
58 words
The memory cell of claim 1, wherein said memory cell further comprises a shaping layer disposed between said layer of programmable resistive material and said pillar, said shaping layer contouring said layer of programmable resistive material to at least partially define an active area where said layer of programmable resistive material is in electrical contact with said diode.
Claim 8
Dependent Claim
51 words
The memory cell of claim 1, wherein said memory cell further comprises a cap layer disposed between said second node and said memory element, said cap layer contouring said second node to at least partially define a contact opening where said second node is in electrical contact with said memory element.
Claim 9
Dependent Claim
17 words
The memory cell of claim 1, wherein at least some of said silicon layers are polysilicon layers.
Claim 10
Dependent Claim
173 words
A memory matrix comprising: a plurality of first address lines; a plurality of second address lines; a plurality of diodes being formed by depositing at least three silicon layers on a substrate and by selectively etching through said silicon layers to form a plurality of pillars of silicon layers, wherein each of said pillars forms a diode, wherein said silicon layers comprise an N- layer an N+ layer, and a P+ layer, and wherein each of said plurality of pillars has a first end and a second end, the first end of each of said plurality of pillars being coupled to a respective one of said plurality of first address lines; and a plurality of memory elements, each of said plurality of memory elements having a first electrode coupled to said second end of a respective one of said plurality of pillars, a second electrode coupled to a respective one of said plurality of second address lines, and a layer of programmable resistive material coupled between said first electrode and said second electrode.
Claim 11
Dependent Claim
173 words
A memory matrix comprising: a plurality of first address lines; a plurality of second address lines; a plurality of diodes being formed by depositing at least three silicon layers on a substrate and by selectively etching through said silicon layers to form a plurality of pillars of silicon layers, wherein each of said pillars forms a diode, wherein said silicon layers comprise an N- layer an N+ layer, and a P+ layer, and wherein each of said plurality of pillars has a first end and a second end, the first end of each of said plurality of pillars being coupled to a respective one of said plurality of first address lines; and a plurality of memory elements, each of said plurality of memory elements having a first electrode coupled to said second end of a respective one of said plurality of pillars, a second electrode coupled to a respective one of said plurality of second address lines, and a layer of programmable resistive material coupled between said first electrode and said second electrode.
Claim 12
Dependent Claim
14 words
The matrix of claim 9, wherein said plurality of first address lines contain tungsten.
Claim 13
Dependent Claim
24 words
The matrix of claim 10, wherein said plurality of first address lines are disposed in a plurality of trenches recessed in an oxide base.
Claim 14
Dependent Claim
29 words
The matrix of claim 11, wherein said plurality of trenches are coated with a layer material effective to lower electrical resistance experienced by said first address lines during operation.
Claim 15
Dependent Claim
48 words
The matrix of claim 9, wherein each of said plurality of diodes is disposed above a respective first address line, and wherein each memory element is disposed above a respective diode, and wherein each of said plurality of second address lines is disposed above a respective memory element.
Claim 16
Dependent Claim
30 words
The memory matrix of claim 9, wherein each of said plurality of diodes further comprises at least one layer effective to reduce electrical resistance experienced by said diode during operation.
Claim 17
Dependent Claim
42 words
The memory matrix of claim 9, further comprising a shaping layer disposed between each of said plurality of diodes and said respective layer of programmable resistive material, said shaping layer contouring said layer of programmable resistive material to define an active area.
Claim 18
Dependent Claim
14 words
The memory matrix of claim 15, wherein said shaping layer is a nitride layer.
Claim 19
Dependent Claim
39 words
The memory matrix of claim 9, further comprising a cap layer disposed between each of said plurality of memory elements and said respective second address line, said cap layer contouring said second address line to define an active area.
Claim 20
Dependent Claim
14 words
The memory matrix of claim 15, wherein said cap layer is a nitride layer.
Claim 21
Dependent Claim
79 words
A memory cell comprising: a memory element having a first electrode and a second electrode, and having a layer of programmable resistive material being electrically coupled to said first electrode and to said second electrode; and a diode being formed by a pillar comprised of at least three silicon layers being disposed on a substrate, said silicon layers comprising an N- layer, an N+ layer, and a P+ layer, and said diode being electrically coupled to said memory element.
Claim 22
Dependent Claim
79 words
A memory cell comprising: a memory element having a first electrode and a second electrode, and having a layer of programmable resistive material being electrically coupled to said first electrode and to said second electrode; and a diode being formed by a pillar comprised of at least three silicon layers being disposed on a substrate, said silicon layers comprising an N- layer, an N+ layer, and a P+ layer, and said diode being electrically coupled to said memory element.
Claim 23
Dependent Claim
84 words
A memory matrix comprising: a plurality of first address lines; a plurality of second address lines; a plurality of diodes, each of said plurality of diodes being formed by a pillar comprised of at least three silicon layers, wherein said silicon layers comprise an N- layer, an N+ layer, and a P+ layer; and a plurality of memory elements, each of said plurality of memory elements having a layer of resistive material being electrically coupled to a respective one of said plurality of diodes.
Claim 24
Dependent Claim
84 words
A memory matrix comprising: a plurality of first address lines; a plurality of second address lines; a plurality of diodes, each of said plurality of diodes being formed by a pillar comprised of at least three silicon layers, wherein said silicon layers comprise an N- layer, an N+ layer, and a P+ layer; and a plurality of memory elements, each of said plurality of memory elements having a layer of resistive material being electrically coupled to a respective one of said plurality of diodes.
Claim 25
Dependent Claim
89 words
A memory cell having a first and second nodes, said cell comprising: a memory element having a layer of programmable resistive material bounded by a first electrode and a second electrode, said memory element electrically coupled to said first node; and a diode formed by depositing at least three silicon layers and a TiN layer on a substrate and by selectively etching through said silicon layers and said TiN layer to form a distinct pillar, said diode being electrically coupled to said memory element and to said second node.
Claim 26
Dependent Claim
89 words
A memory cell having a first and second nodes, said cell comprising: a memory element having a layer of programmable resistive material bounded by a first electrode and a second electrode, said memory element electrically coupled to said first node; and a diode formed by depositing at least three silicon layers and a TiN layer on a substrate and by selectively etching through said silicon layers and said TiN layer to form a distinct pillar, said diode being electrically coupled to said memory element and to said second node.
Claim 27
Dependent Claim
181 words
A memory matrix comprising: a plurality of first address lines being disposed in a plurality of trenches recessed in a dielectric base, said plurality of trenches being coated with a layer of TiN; a plurality of second address lines; a plurality of diodes being formed by depositing at least three silicon layers on a substrate and by selectively etching through said silicon layers to form a plurality of pillars of silicon layers, wherein each of said pillars forms a diode, and wherein each of said plurality of pillars has a first end and a second end, the first end of each of said plurality of pillars being coupled to a respective one of said plurality of first address lines; and a plurality of memory elements, each of said plurality of memory elements having a first electrode coupled to said second end of a respective one of said plurality of pillars, a second electrode coupled to a respective one of said plurality of second address lines, and a layer of programmable resistive material coupled between said first electrode and said second electrode.
Claim 28
Dependent Claim
181 words
A memory matrix comprising: a plurality of first address lines being disposed in a plurality of trenches recessed in a dielectric base, said plurality of trenches being coated with a layer of TiN; a plurality of second address lines; a plurality of diodes being formed by depositing at least three silicon layers on a substrate and by selectively etching through said silicon layers to form a plurality of pillars of silicon layers, wherein each of said pillars forms a diode, and wherein each of said plurality of pillars has a first end and a second end, the first end of each of said plurality of pillars being coupled to a respective one of said plurality of first address lines; and a plurality of memory elements, each of said plurality of memory elements having a first electrode coupled to said second end of a respective one of said plurality of pillars, a second electrode coupled to a respective one of said plurality of second address lines, and a layer of programmable resistive material coupled between said first electrode and said second electrode.
Claim 29
Dependent Claim
57 words
A memory cell comprising: a memory element having a first electrode and a second electrode and having a layer of programmable resistive material coupled to said first electrode and said second electrode; and a diode coupled to said memory element and formed by a distinct pillar comprising a plurality of silicon layers and a layer of TiN.
Claim 30
Dependent Claim
57 words
A memory cell comprising: a memory element having a first electrode and a second electrode and having a layer of programmable resistive material coupled to said first electrode and said second electrode; and a diode coupled to said memory element and formed by a distinct pillar comprising a plurality of silicon layers and a layer of TiN.
Claim 31
Dependent Claim
167 words
A memory matrix comprising: a plurality of first address lines; a plurality of second address lines; a plurality of diodes being formed by depositing on a substrate a plurality of silicon layers and a layer of TiN and by selectively etching through said plurality of silicon layers to form a plurality of pillars of silicon layers, wherein each of said plurality of pillars forms a diode, and wherein each of said plurality of pillars has a first end and a second end, the first end of each of said plurality of pillars being coupled to a respective one of said plurality of first address lines; and a plurality of memory elements, each of said plurality of memory elements having a first electrode coupled to said second end of a respective one of said plurality of pillars, a second electrode coupled to a respective one of said plurality of second address lines, and a layer of resistive material coupled to said first electrode and to said second electrode.
Claim 32
Dependent Claim
167 words
A memory matrix comprising: a plurality of first address lines; a plurality of second address lines; a plurality of diodes being formed by depositing on a substrate a plurality of silicon layers and a layer of TiN and by selectively etching through said plurality of silicon layers to form a plurality of pillars of silicon layers, wherein each of said plurality of pillars forms a diode, and wherein each of said plurality of pillars has a first end and a second end, the first end of each of said plurality of pillars being coupled to a respective one of said plurality of first address lines; and a plurality of memory elements, each of said plurality of memory elements having a first electrode coupled to said second end of a respective one of said plurality of pillars, a second electrode coupled to a respective one of said plurality of second address lines, and a layer of resistive material coupled to said first electrode and to said second electrode.
References Cited (Backward Citations)
US3423646A
Cited
GB1319388A
Cited
US3796926A
Cited
US4099260A
Cited
US4115872A
Cited
US4194283A
Cited
US4227297A
Cited
US4203123A
Cited
US4174521A
Cited
US4502208A
Cited
US4272562A
Cited
US4458260A
Cited
US4569698A
Cited
EP0117045A2
Cited
US4597162A
Cited
JPS60109266A
Cited
US4752118A
Cited
US4876668A
Cited
US4892840A
Cited
US4757359A
Cited
US4823181A
Cited
US4876220A
Cited
US4881114A
Cited
US4809044A
Cited
US4804490A
Cited
US5144404A
Cited
US5166758A
Cited
US5296716A
Cited
US5335219A
Cited
US5341328A
Cited
US5177567A
Cited
US5166096A
Cited
US5359205A
Cited
US5510629A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-05-11 | 2001-11-10 | 2002-05-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-05-11 | 2005-11-10 | 2006-05-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-05-11 | 2009-11-10 | 2010-05-12 | $7700.00 | Window Closed / Lapsed |