Patent US5999995A successfully refreshed from Google Patents.
US5999995A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Systems for adjusting a transfer rate between a host and a peripheral based on a calculation of the processing rate of the host
Assignee: Oki Electric Industry Co Ltd
•
Filing: 1997-12-19
•
Granted: 1999-12-07
•
Expires: 2017-12-19
Abstract
Abstract A data transfer system has a PC as a host computer, a terminal unit such as a printer and a parallel interface cable through which data is transferred between the PC and the terminal unit. The PC transfers a strobe signal as a rate detection signal which contains points of change to the terminal unit. The terminal unit receives the strobe signal and calculates the data processing rate of the PC on the basis of the points of change of the strobe signal. The PC adjusts the data transfer rate of the PC on the basis of a result of comparison of the data processing rate of the PC calculated by the terminal unit and a processing rate of the terminal unit.
Inventors
- 👤 Hiroshi Ueno
- 👤 Hideaki Imaizumi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 13:09
CPC Classifications
G; G06; G06F; G06F15/00; G06F15/02
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
274 words
A data transfer system comprising: a host computer for processing data at a data processing rate and transferring the data at a data transfer rate: a terminal unit for receiving the data transferred from said host computer; and a cable through which the data is transferred between said host computer and said terminal unit wherein; said host computer transfers a rate detection signal which contains information regarding the data processing rate of said host computer to said terminal unit; said terminal unit receives the rate detection signal and calculates the data processing rate of said host computer on the basis of the rate detection signal; said host computer adjusts the data transfer rate of said host computer on the basis of the data processing rate of said host computer calculated by said terminal unit; said terminal unit detects points of change of the rate detection signal, measures a time interval between the point of change of the rate detection signal and calculates the data processing rate based on the time interval between the points of change of the rate detection signal wherein: said host computer includes a register, the transfer of the rate detection signal from said host computer being conducted by writing data into said register and reversing the value of the rate detection signal to generate one of the points of change, by reading data from said register and reversing the value of the rate detection signal to generate one of the points of change, and by repeating selfloop processing a predetermined number of times and reversing the value of the rate detection signal to generate one of the points of change.
Claim 2
Dependent Claim
274 words
A data transfer system comprising: a host computer for processing data at a data processing rate and transferring the data at a data transfer rate: a terminal unit for receiving the data transferred from said host computer; and a cable through which the data is transferred between said host computer and said terminal unit wherein; said host computer transfers a rate detection signal which contains information regarding the data processing rate of said host computer to said terminal unit; said terminal unit receives the rate detection signal and calculates the data processing rate of said host computer on the basis of the rate detection signal; said host computer adjusts the data transfer rate of said host computer on the basis of the data processing rate of said host computer calculated by said terminal unit; said terminal unit detects points of change of the rate detection signal, measures a time interval between the point of change of the rate detection signal and calculates the data processing rate based on the time interval between the points of change of the rate detection signal wherein: said host computer includes a register, the transfer of the rate detection signal from said host computer being conducted by writing data into said register and reversing the value of the rate detection signal to generate one of the points of change, by reading data from said register and reversing the value of the rate detection signal to generate one of the points of change, and by repeating selfloop processing a predetermined number of times and reversing the value of the rate detection signal to generate one of the points of change.
Claim 3
Dependent Claim
284 words
A data transfer system comprising: a host computer for processing data at a data processing rate and transferring the data at a data transfer rate; a terminal unit for receiving the data transferred from said host computer; and a cable through which the data is transferred between said host computer and said terminal unit wherein: said host computer transfers a rate detection signal which contains information regarding the data processing rate of said host computer to said terminal unit; said terminal unit receives the rate detection signal and calculates the data processing rate of said host computer on the basis of the rate detection signal; said host computer adjusts the data transfer rate of said host computer on the basis of the data processing rate of said host computer calculated by said terminal unit; said terminal unit detects points of change of the rate detection signal, measures a time interval between the point of change of the rate detection signal and calculates the data processing rate based on the time interval between the points of change of the rate detection signal wherein: said host computer includes a register, the transfer of the rate detection signal from said host computer being conducted by writing data into said register a predetermined number of times and reversing the value of the rate detection signal to generate one of the points of change, by reading data from the register a predetermined number of times and reversing the value of the rate detection signal to generate one of the points of change, and by repeating selfloop processing a predetermined number of times and reversing the value of the rate detection signal to generate one of the points of change.
Claim 4
Dependent Claim
284 words
A data transfer system comprising: a host computer for processing data at a data processing rate and transferring the data at a data transfer rate; a terminal unit for receiving the data transferred from said host computer; and a cable through which the data is transferred between said host computer and said terminal unit wherein: said host computer transfers a rate detection signal which contains information regarding the data processing rate of said host computer to said terminal unit; said terminal unit receives the rate detection signal and calculates the data processing rate of said host computer on the basis of the rate detection signal; said host computer adjusts the data transfer rate of said host computer on the basis of the data processing rate of said host computer calculated by said terminal unit; said terminal unit detects points of change of the rate detection signal, measures a time interval between the point of change of the rate detection signal and calculates the data processing rate based on the time interval between the points of change of the rate detection signal wherein: said host computer includes a register, the transfer of the rate detection signal from said host computer being conducted by writing data into said register a predetermined number of times and reversing the value of the rate detection signal to generate one of the points of change, by reading data from the register a predetermined number of times and reversing the value of the rate detection signal to generate one of the points of change, and by repeating selfloop processing a predetermined number of times and reversing the value of the rate detection signal to generate one of the points of change.
Claim 5
Dependent Claim
56 words
A data transfer system according to claim 1, wherein the adjustment of the data transfer rate on the basis of the data processing rate by said host computer is conducted on the basis of a result of comparison of the data processing rate of said host computer and a data processing rate of said terminal unit.
Claim 6
Dependent Claim
79 words
A data transfer system according to claim 3, wherein, in the adjustment of the data transfer rate by said host computer, if the data processing rate of said host computer calculated by said terminal unit is above the data processing rate of said terminal unit, the data transfer rate is lowered by either reading the written data from said register or repeating the selfloop processing each time the data is transferred from said host computer to said terminal unit.
Claim 7
Dependent Claim
57 words
A data transfer system according to claim 2, wherein the adjustment of the data transfer rate on the basis of the data processing rate by said host computer is conducted on the basis of a result of a comparison of the data processing rate of said host computer and a data processing rate of said terminal unit.
Claim 8
Dependent Claim
77 words
A data transfer system according to claim 5, wherein, in the adjustment of the data transfer rate by said host computer, if the data processing rate of said host computer calculated by said terminal unit is above the data processing rate of said terminal unit, the data transfer rate is lowered by either reading data from said register or repeating the selfloop processing each time the data is transferred from said host computer to said terminal unit.
Claim 9
Dependent Claim
164 words
A data transfer system comprising: a host computer including a central processing unit and a register; and a terminal unit, data being transferred between said host computer and said terminal unit; wherein: said host computer transfers a rate detection signal to said terminal unit, the rate detection signal containing information regarding a time required to write data into said register, a time required to read data from said register, and a time required for said central processing unit to repeat selfloop processing a predetermined number of times; said terminal unit calculating a data processing rate of said host computer on the basis of the time required to write data into said register, the time required to read data from said register, and the time required to repeat selfloop processing a predetermined number of times; and said host computer adjusting the data transfer rate of said host computer on the basis of the data processing rate of said host computer calculated by said terminal unit.
Claim 10
Dependent Claim
164 words
A data transfer system comprising: a host computer including a central processing unit and a register; and a terminal unit, data being transferred between said host computer and said terminal unit; wherein: said host computer transfers a rate detection signal to said terminal unit, the rate detection signal containing information regarding a time required to write data into said register, a time required to read data from said register, and a time required for said central processing unit to repeat selfloop processing a predetermined number of times; said terminal unit calculating a data processing rate of said host computer on the basis of the time required to write data into said register, the time required to read data from said register, and the time required to repeat selfloop processing a predetermined number of times; and said host computer adjusting the data transfer rate of said host computer on the basis of the data processing rate of said host computer calculated by said terminal unit.
Claim 11
Dependent Claim
30 words
A data transfer system of claim 7, wherein said host computer finishes the adjustment of the data transfer rate after said terminal unit has received the rate detection signal once.
References Cited (Backward Citations)
US5237676A
Cited
US5060239A
Cited
US5513326A
Cited
US5157769A
Cited
US5220659A
Cited
US5388250A
Cited
US5268906A
Cited
US5293497A
Cited
US5621820A
Cited
US5768627A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-12-06 | 2003-06-07 | 2003-12-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-12-06 | 2007-06-07 | 2007-12-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-12-06 | 2011-06-07 | 2011-12-07 | $7700.00 | Window Closed / Lapsed |