US6166942A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Embedded DRAM architecture with local data drivers and programmable number of data read and data write lines
Assignee: Round Rock Research LLC
•
Filing: 2000-01-14
•
Granted: 2000-12-26
•
Expires: 2020-01-14
Abstract
Abstract A DRAM architecture configures memory cells into a predetermined number of arrays. Each array has its own row decoders and sense amplifiers. A data path circuit containing local drivers and data read and write lines is associated with each of the arrays in a first direction. The respective connections between the array and data path circuit utilize IO lines that are considerably shorter than the IO lines used in prior art architectures. Using this unique arrangement of data path circuits and memory arrays as a building block, a DRAM architecture of increased capacity can be constructed by simply placing additional data paths and memory arrays on to the semiconductor device in a second direction orthogonal to the first direction.
Inventors
- 👤 Huy T. Vo
- 👤 Todd A. Merritt
- 👤 Layne G. Bunker
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 22:08
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C7/00; G11C7/10; G11C11/409; G11C11/4097; G11C7/18
Claims Analysis
Total Claims: 47
Claim 1
Independent Claim
117 words
A memory circuit comprising: a first pair of transfer circuits arranged adjacent to each other in a first direction, each transfer circuit being connected to a respective input circuit and output circuit; and at least one block of memory cells connected to each transfer circuit, each block of memory cells being arranged in said first direction with respect to its associated transfer circuit, said blocks of memory cells being arranged such that said first pair of transfer circuits and their associated input and output circuits are located between said blocks of memory cells with respect to said first direction, each transfer circuit for transferring data between its associated input and output circuits and block of memory cells.
Claim 2
Dependent Claim
117 words
A memory circuit comprising: a first pair of transfer circuits arranged adjacent to each other in a first direction, each transfer circuit being connected to a respective input circuit and output circuit; and at least one block of memory cells connected to each transfer circuit, each block of memory cells being arranged in said first direction with respect to its associated transfer circuit, said blocks of memory cells being arranged such that said first pair of transfer circuits and their associated input and output circuits are located between said blocks of memory cells with respect to said first direction, each transfer circuit for transferring data between its associated input and output circuits and block of memory cells.
Claim 3
Dependent Claim
136 words
The memory circuit of claim 1, wherein each block of memory cells comprises: a plurality of word lines, each of said word lines being respectively connected to a row of memory cells of said block; a plurality of digit lines, each of said digit lines being respectively connected to a column of memory cells of said block; at least one row decoder, each of said row decoders connected to said word lines of said block; and a plurality of sense amplifier circuits for reading data from and writing data to said memory cells, said sense amplifier circuits being respectively connected to said digit lines of said block, said sense amplifier circuits having a plurality of data transferring lines for transferring data between a respective one of said input and output circuits and said sense amplifier circuits.
Claim 4
Dependent Claim
42 words
The memory circuit of claim 2, wherein each input circuit comprises a plurality of write driver circuits connectable to said sense amplifier circuits, each of said write driver circuits having a data write line for inputting data into said sense amplifier circuits.
Claim 5
Dependent Claim
42 words
The memory circuit of claim 2, wherein each output circuit comprises a plurality of read driver circuits connectable to said sense amplifier circuits, each of said read driver circuits having a data read line for outputting data from said sense amplifier circuits.
Claim 6
Dependent Claim
34 words
The memory circuit of claim 2, wherein each block of memory cells includes two row decoders located on opposite sides of said block, said row decoders respectively activating alternate word lines within a block.
Claim 7
Dependent Claim
51 words
The memory circuit of claim 1, wherein each transfer circuit and its associated input and output circuits are associated with and positioned adjacent to two of said blocks of memory cells in said first direction, both of said blocks of memory being on a same side of an associated transfer circuit.
Claim 8
Dependent Claim
39 words
The memory circuit of claim 6, wherein each transfer circuit and its associated input and output circuits are associated with at least another two of said blocks of memory cells in a second direction orthogonal to said first direction.
Claim 9
Dependent Claim
62 words
The memory circuit of claim 7, wherein each transfer circuit comprises a section select circuit coupled to sense amplifier circuitry of its associated blocks of memory cells and wherein each section select circuit selectively couples sense amplifier circuits from adjacent blocks of memory cells arranged in said second direction to a input or output circuits associated with one of said adjacent blocks.
Claim 10
Dependent Claim
51 words
The memory circuit of claim 1, wherein each transfer circuit and its associated input and output circuits are associated with and positioned adjacent to four of said blocks of memory in said first direction, all four of said blocks of memory being on a same side of an associated transfer circuit.
Claim 11
Dependent Claim
39 words
The memory circuit of claim 9, wherein each transfer circuit and its associated input and output circuits are associated with at least another four of said blocks of memory cells in a second direction orthogonal to said first direction.
Claim 12
Dependent Claim
62 words
The memory circuit of claim 10, wherein each transfer circuit comprises a section select circuit coupled to sense amplifier circuitry of its associated blocks of memory cells and wherein each section select circuit selectively couples sense amplifier circuits from adjacent blocks of memory cells arranged in said second direction to a input or output circuits associated with one of said adjacent blocks.
Claim 13
Dependent Claim
143 words
A memory circuit comprising: a first block of memory cells connected to a first input circuit and a first output circuit through a first transfer circuit, said first input, output and transfer circuits being positioned adjacent said first block of memory cells in a first direction and being on a same side of said first block of memory cells; and a second block of memory cells connected to a second input circuit and a second output circuit through a second transfer circuit, said second input, output and transfer circuits being positioned adjacent said second block of memory cells in said first direction and being on a same side of said second block of memory cells such that said first and second input, output and transfer circuits are positioned between said first and second blocks of memory cells with respect to said first direction.
Claim 14
Dependent Claim
143 words
A memory circuit comprising: a first block of memory cells connected to a first input circuit and a first output circuit through a first transfer circuit, said first input, output and transfer circuits being positioned adjacent said first block of memory cells in a first direction and being on a same side of said first block of memory cells; and a second block of memory cells connected to a second input circuit and a second output circuit through a second transfer circuit, said second input, output and transfer circuits being positioned adjacent said second block of memory cells in said first direction and being on a same side of said second block of memory cells such that said first and second input, output and transfer circuits are positioned between said first and second blocks of memory cells with respect to said first direction.
Claim 15
Dependent Claim
136 words
The memory circuit of claim 12, wherein each block of memory cells comprises: a plurality of word lines, each of said word lines being respectively connected to a row of memory cells of said block; a plurality of digit lines, each of said digit lines being respectively connected to a column of memory cells of said block; at least one row decoder, each of said row decoders connected to said word lines of said block; and a plurality of sense amplifier circuits for reading data from and writing data to said memory cells, said sense amplifier circuits being respectively connected to said digit lines of said block, said sense amplifier circuits having a plurality of data transferring lines for transferring data between a respective one of said input and output circuits and said sense amplifier circuits.
Claim 16
Dependent Claim
42 words
The memory circuit of claim 13, wherein each input circuit comprises a plurality of write driver circuits connectable to said sense amplifier circuits, each of said write driver circuits having a data write line for inputting data into said sense amplifier circuits.
Claim 17
Dependent Claim
42 words
The memory circuit of claim 13, wherein each output circuit comprises a plurality of read driver circuits connectable to said sense amplifier circuits, each of said read driver circuits having a data read line for outputting data from said sense amplifier circuits.
Claim 18
Dependent Claim
34 words
The memory circuit of claim 13, wherein each block of memory cells includes two row decoders located on opposite sides of said block, said row decoders respectively activating alternate word lines within a block.
Claim 19
Dependent Claim
119 words
The memory circuit of claim 12 further comprising two additional blocks of memory cells, one of said additional blocks of memory cells being connected to said first input and output circuits through said first transfer circuit and being positioned adjacent said first block of memory cells with respect to said first direction, another of said additional blocks of memory cells being connected to said second input and output circuits through said second transfer circuit and being positioned adjacent said second block of memory cells with respect to said first direction such that said first and second input, output and transfer circuits are positioned between said first, second and additional blocks of memory cells with respect to said first direction.
Claim 20
Dependent Claim
112 words
The memory circuit of claim 12 further comprising two additional blocks of memory cells, one of said additional blocks of memory cells being connected to said first input and output circuits through said first transfer circuit and being positioned adjacent said first block of memory cells in a second direction, another of said additional blocks of memory cells being connected to said second input and output circuits through said second transfer circuit and being positioned adjacent said second block of memory cells in said second direction such that said input, output and transfer circuits are positioned between said first, second and additional blocks of memory cells with respect to said first direction.
Claim 21
Dependent Claim
120 words
The memory circuit of claim 12 further comprising six additional blocks of memory cells, three of said additional blocks of memory cells being connected to said first input and output circuits through said first transfer circuit and being positioned adjacent said first block of memory cells with respect to said first direction, another three of said additional blocks of memory cells being connected to said second input and output circuits through said second transfer circuit and being positioned adjacent said second block of memory cells with respect to said first direction such that said first and second input, output and transfer circuits are positioned between said first, second and additional blocks of memory cells with respect to said first direction.
Claim 22
Dependent Claim
115 words
The memory circuit of claim 19 further comprising another eight blocks of memory cells, four of said another eight blocks of memory cells being connected to said first input and output circuits through said first transfer circuit and being positioned adjacent said first block of memory cells in a second direction, another four of said another eight blocks of memory cells being connected to said second input and output circuits through said second transfer circuit and being positioned adjacent said second block of memory cells in said second direction such that said input, output and transfer circuits are positioned between said first, second and additional blocks of memory cells with respect to said first direction.
Claim 23
Dependent Claim
145 words
A computer system comprising: a processor; and a semiconductor device connected to said processor, said semiconductor device comprised of memory modules connected to a column decoder, each of said memory modules comprising: a first pair of transfer circuits arranged adjacent to each other in a first direction, each transfer circuit being connected to a respective input circuit and output circuit; and at least one block of memory cells connected to each transfer circuit, each block of memory cells being arranged in said first direction with respect to its associated transfer circuit, said blocks of memory cells being arranged such that said first pair of transfer circuits and their associated input and output circuits are located between said blocks of memory cells with respect to said first direction, each transfer circuit for transferring data between its associated input and output circuits and block of memory cells.
Claim 24
Dependent Claim
145 words
A computer system comprising: a processor; and a semiconductor device connected to said processor, said semiconductor device comprised of memory modules connected to a column decoder, each of said memory modules comprising: a first pair of transfer circuits arranged adjacent to each other in a first direction, each transfer circuit being connected to a respective input circuit and output circuit; and at least one block of memory cells connected to each transfer circuit, each block of memory cells being arranged in said first direction with respect to its associated transfer circuit, said blocks of memory cells being arranged such that said first pair of transfer circuits and their associated input and output circuits are located between said blocks of memory cells with respect to said first direction, each transfer circuit for transferring data between its associated input and output circuits and block of memory cells.
Claim 25
Dependent Claim
135 words
The system of claim 21, wherein each block of memory cells comprises: a plurality of word lines, each of said word lines being respectively connected to a row of memory cells of said block; a plurality of digit lines, each of said digit lines being respectively connected to a column of memory cells of said block; at least one row decoder, each of said row decoders connected to said word lines of said block; and a plurality of sense amplifier circuits for reading data from and writing data to said memory cells, said sense amplifier circuits being respectively connected to said digit lines of said block, said sense amplifier circuits having a plurality of data transferring lines for transferring data between a respective one of said input and output circuits and said sense amplifier circuits.
Claim 26
Dependent Claim
41 words
The system of claim 22, wherein each input circuit comprises a plurality of write driver circuits connectable to said sense amplifier circuits, each of said write driver circuits having a data write line for inputting data into said sense amplifier circuits.
Claim 27
Dependent Claim
41 words
The system of claim 22, wherein each output circuit comprises a plurality of read driver circuits connectable to said sense amplifier circuits, each of said read driver circuits having a data read line for outputting data from said sense amplifier circuits.
Claim 28
Dependent Claim
33 words
The system of claim 22, wherein each block of memory cells includes two row decoders located on opposite sides of said block, said row decoders respectively activating alternate word lines within a block.
Claim 29
Dependent Claim
50 words
The system of claim 21, wherein each transfer circuit and its associated input and output circuits are associated with and positioned adjacent to two of said blocks of memory cells in said first direction, both of said blocks of memory being on a same side of an associated transfer circuit.
Claim 30
Dependent Claim
38 words
The system of claim 26, wherein each transfer circuit and its associated input and output circuits are associated with at least another two of said blocks of memory cells in a second direction orthogonal to said first direction.
Claim 31
Dependent Claim
61 words
The system of claim 27, wherein each transfer circuit comprises a section select circuit coupled to sense amplifier circuitry of its associated blocks of memory cells and wherein each section select circuit selectively couples sense amplifier circuits from adjacent blocks of memory cells arranged in said second direction to a input or output circuits associated with one of said adjacent blocks.
Claim 32
Dependent Claim
50 words
The system of claim 21, wherein each transfer circuit and its associated input and output circuits are associated with and positioned adjacent to four of said blocks of memory in said first direction, all four of said blocks of memory being on a same side of an associated transfer circuit.
Claim 33
Dependent Claim
38 words
The system of claim 29, wherein each transfer circuit and its associated input and output circuits are associated with at least another four of said blocks of memory cells in a second direction orthogonal to said first direction.
Claim 34
Dependent Claim
61 words
The system of claim 30, wherein each transfer circuit comprises a section select circuit coupled to sense amplifier circuitry of its associated blocks of memory cells and wherein each section select circuit selectively couples sense amplifier circuits from adjacent blocks of memory cells arranged in said second direction to a input or output circuits associated with one of said adjacent blocks.
Claim 35
Dependent Claim
33 words
The system of claim 21 wherein at least two memory modules are connected to said column decoder and are positioned on the semiconductor device in a second direction orthogonal to a first direction.
Claim 36
Dependent Claim
33 words
The system of claim 21 wherein at least four memory modules are connected to said column decoder and are positioned on the semiconductor device in a second direction orthogonal to a first direction.
Claim 37
Dependent Claim
21 words
The system of claim 33 wherein said at least four memory modules are configured into two columns in a first direction.
Claim 38
Dependent Claim
33 words
The system of claim 21 wherein at least eight memory modules are connected to said column decoder and are positioned on the semiconductor device in a second direction orthogonal to a first direction.
Claim 39
Dependent Claim
21 words
The system of claim 35 wherein said at least eight memory modules are configured into two columns in a first direction.
Claim 40
Independent Claim
211 words
A method of operating a memory circuit comprising a first data read circuit connected to at least first and second memory arrays by a first selection circuit, said method comprising: propagating a signal to cause the first selection circuit to connect the first memory array to the first data read circuit; propagating a signal to activate a first word line connected to a row of memory cells in the first memory array; propagating a signal to activate at least a first digit line connected to a column of memory cells in the first memory array having the first word line activated; transferring data from memory cells associated with and connected to the activated first word line and first digit line; propagating a signal to cause the first selection circuit to connect the second memory array to the first data read circuit; propagating a signal to activate a second word line connected to a row of memory cells in the second memory array; propagating a signal to activate at least a second digit line connected to a column of memory cells in the second memory array having the second word line activated; and transferring data from memory cells associated with and connected to the activated second word line and second digit line.
Claim 41
Independent Claim
211 words
A method of operating a memory circuit comprising a first data read circuit connected to at least first and second memory arrays by a first selection circuit, said method comprising: propagating a signal to cause the first selection circuit to connect the first memory array to the first data read circuit; propagating a signal to activate a first word line connected to a row of memory cells in the first memory array; propagating a signal to activate at least a first digit line connected to a column of memory cells in the first memory array having the first word line activated; transferring data from memory cells associated with and connected to the activated first word line and first digit line; propagating a signal to cause the first selection circuit to connect the second memory array to the first data read circuit; propagating a signal to activate a second word line connected to a row of memory cells in the second memory array; propagating a signal to activate at least a second digit line connected to a column of memory cells in the second memory array having the second word line activated; and transferring data from memory cells associated with and connected to the activated second word line and second digit line.
Claim 42
Dependent Claim
126 words
The method of claim 37, wherein the memory circuit comprises a second data read circuit connected to the first and second memory arrays by a second selection circuit, said method farther comprises the steps of: propagating a signal to cause the second selection circuit to connect the first memory array to the second data read circuit; propagating a signal to activate a third word line connected to a row of memory cells in the first memory array; propagating a signal to activate at least a third digit line connected to a column of memory cells in the first memory array having the third word line activated; and transferring data from memory cells associated with and connected to the activated third word line and third digit line.
Claim 43
Dependent Claim
126 words
The method of claim 37, wherein the memory circuit comprises a second data read circuit connected to the first and second memory arrays by a second selection circuit, said method further comprises the steps of: propagating a signal to cause the second selection circuit to connect the second memory array to the second data read circuit; propagating a signal to activate a third word line connected to a row of memory cells in the second memory array; propagating a signal to activate at least a third digit line connected to a column of memory cells in the second memory array having the third word line activated; and transferring data from memory cells associated with and connected to the activated third word line and third digit line.
Claim 44
Independent Claim
211 words
A method of operating a memory circuit comprising a first data write circuit connected to at least first and second memory arrays by a first selection circuit, said method comprising: propagating a signal to cause the first selection circuit to connect the first memory array to the first data write circuit; propagating a signal to activate a first word line connected to a row of memory cells in the first memory array; propagating a signal to activate at least a first digit line connected to a column of memory cells in the first memory array having the first word line activated; transferring data to memory cells associated with and connected to the activated first word line and first digit line; propagating a signal to cause the first selection circuit to connect the second memory array to the first data write circuit; propagating a signal to activate a second word line connected to a row of memory cells in the second memory array; propagating a signal to activate at least a second digit line connected to a column of memory cells in the second memory array having the second word line activated; and transferring data to memory cells associated with and connected to the activated second word line and second digit line.
Claim 45
Independent Claim
211 words
A method of operating a memory circuit comprising a first data write circuit connected to at least first and second memory arrays by a first selection circuit, said method comprising: propagating a signal to cause the first selection circuit to connect the first memory array to the first data write circuit; propagating a signal to activate a first word line connected to a row of memory cells in the first memory array; propagating a signal to activate at least a first digit line connected to a column of memory cells in the first memory array having the first word line activated; transferring data to memory cells associated with and connected to the activated first word line and first digit line; propagating a signal to cause the first selection circuit to connect the second memory array to the first data write circuit; propagating a signal to activate a second word line connected to a row of memory cells in the second memory array; propagating a signal to activate at least a second digit line connected to a column of memory cells in the second memory array having the second word line activated; and transferring data to memory cells associated with and connected to the activated second word line and second digit line.
Claim 46
Dependent Claim
126 words
The method of claim 40, wherein the memory circuit comprises a second data write circuit connected to the first and second memory arrays by a second selection circuit, said method further comprises the steps of: propagating a signal to cause the second selection circuit to connect the first memory array to the second data write circuit; propagating a signal to activate a third word line connected to a row of memory cells in the first memory array; propagating a signal to activate at least a third digit line connected to a column of memory cells in the first memory array having the third word line activated; and transferring data to memory cells associated with and connected to the activated third word line and third digit line.
Claim 47
Dependent Claim
126 words
The method of claim 40, wherein the memory circuit comprises a second data write circuit connected to the first and second memory arrays by a second selection circuit, said method further comprises the steps of: propagating a signal to cause the second selection circuit to connect the second memory array to the second data write circuit; propagating a signal to activate a third word line connected to a row of memory cells in the second memory array; propagating a signal to activate at least a third digit line connected to a column of memory cells in the second memory array having the third word line activated; and transferring data to memory cells associated with and connected to the activated third word line and third digit line.
References Cited (Backward Citations)
US3686640A
Cited
US4429374A
Cited
US4739497A
Cited
US4611299A
Cited
US4569036A
Cited
US4744061A
Cited
US4618947B1
Cited
US4618947A
Cited
US4862418A
Cited
US4796224A
Cited
US4926385A
Cited
US4807191A
Cited
US4982372A
Cited
US5042011A
Cited
US5875132A
Cited
US5291045A
Cited
US5625602A
Cited
US5280205A
Cited
US5305281A
Cited
US5506810A
Cited
US5586078A
Cited
US5680364A
Cited
US5654932A
Cited
US5703810A
Cited
US5726931A
Cited
US5802006A
Cited
US5627785A
Cited
US5717629A
Cited
US5903514A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-12-26 | 2004-06-26 | 2004-12-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-12-26 | 2008-06-26 | 2008-12-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-12-26 | 2012-06-26 | 2012-12-26 | $7700.00 | Window Closed / Lapsed |