Patent US2476460A successfully refreshed from Google Patents.
Patent US3263765A successfully refreshed from Google Patents.
Patent US5244833A successfully refreshed from Google Patents.
US5244833A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for manufacturing an integrated circuit chip bump electrode using a polymer layer and a photoresist layer
Assignee: International Business Machines Corp
•
Filing: 1991-04-11
•
Granted: 1993-09-14
•
Expires: 2011-04-11
Abstract
Abstract A method for making an integrated circuit chip packaging structure comprising a substrate, preferably a semiconductor base substrate, a conductive layer on said substrate in regions where connections to metallization layers of the substrate are formed, solder balls and gold bumps connected to said conductive layer in said regions of said conductive layer, and a solder stop layer on said conductive layer at least around said solder balls. The conductive layer further comprises wiring lines. Further, a method of forming the structure is disclosed which uses only two masks for providing terminals for connecting the substrate to integrated circuits and to other substrates or to the printed circuit board and wiring lines. Thus, there is a need for one less metallization layer. The method is applicable to 200 mm wafers and allows two different packaging technologies (C-4 and TAB or wire-bonding) on the same substrate. Thus, packaging of VLSI circuits is improved.
Inventors
- 👤 Peter Gansauge
- 👤 Volker Kreuter
- 👤 Helmut Schettler
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 16:25
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/01; H10W70/05; H05; H05K; H05K3/00; H05K3/22; H05K3/24; H05K3/243; H10W70/099; H05K1/00; H05K1/02; H05K1/11; H05K1/111; H05K1/112; H05K1/113; H05K2201/00; H05K2201/03; H05K2201/0332; H05K2201/0335; H05K2201/0347; H05K2201/0364; H05K2201/0367; H05K2203/00; H05K2203/05; H05K2203/0562; H05K2203/0574; H05K2203/0585; H05K3/02; H05K3/06; H05K3/061; H05K3/38; H05K3/388; H10W72/00; H10W72/01; H10W72/012; H10W72/01251; H10W72/01255; H10W72/20; H10W72/221; H10W72/227; H10W72/29; H10W72/90; H10W72/921; H10W72/926
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
197 words
A method of forming an integrated circuit chip packaging structure on a substrate comprising the following steps: A. on a substrate comprising a pattern of terminal means, depositing a conductive layer on at least one portion of said substrate; B. depositing a polymeric layer on at least a portion of said conductive layer; C. forming a pattern of openings in said polymeric layer that correspond to said pattern of terminal means; D. removing said polymeric layer in the area of said openings and thereby forming a patterned polymeric layer; E. selectively depositing a photoresist layer over said patterned polymeric layer; F. forming a pattern of at least one board connection terminal and at least one chip connection terminal, by providing a framing of said photoresist layer in the area of said at least one board connection terminal and a cover of said photoresist layer in the area of said chip connection terminal; G. forming said at least one board connection terminal by forming a conductive bump on said conductive layer inside said framing; H. removing portions of said polymeric layer and said conductive layer from undesired regions; and, I. finally removing any residue of said photoresist layer.
Claim 2
Independent Claim
197 words
A method of forming an integrated circuit chip packaging structure on a substrate comprising the following steps: A. on a substrate comprising a pattern of terminal means, depositing a conductive layer on at least one portion of said substrate; B. depositing a polymeric layer on at least a portion of said conductive layer; C. forming a pattern of openings in said polymeric layer that correspond to said pattern of terminal means; D. removing said polymeric layer in the area of said openings and thereby forming a patterned polymeric layer; E. selectively depositing a photoresist layer over said patterned polymeric layer; F. forming a pattern of at least one board connection terminal and at least one chip connection terminal, by providing a framing of said photoresist layer in the area of said at least one board connection terminal and a cover of said photoresist layer in the area of said chip connection terminal; G. forming said at least one board connection terminal by forming a conductive bump on said conductive layer inside said framing; H. removing portions of said polymeric layer and said conductive layer from undesired regions; and, I. finally removing any residue of said photoresist layer.
Claim 3
Dependent Claim
38 words
The method of claim 1, further comprises removing said cover of said photoresist layer in the area of said at least one chip connection terminal and forming a conductive bump over said at least one chip connection terminal.
Claim 4
Dependent Claim
26 words
The method of claim 1, further comprises forming an interconnect wiring using said conductive layer that was deposited on at least a portion of said substrate.
Claim 5
Dependent Claim
17 words
The method of claim 1, wherein said conductive layer is a composition of chrome, copper and gold.
Claim 6
Dependent Claim
17 words
The method of claim 2, wherein said conductive layer is a composition of chrome, copper and gold.
Claim 7
Dependent Claim
11 words
The method of claim 1, wherein said polymeric layer comprises polyimide.
Claim 8
Dependent Claim
11 words
The method of claim 2, wherein said polymeric layer comprises polyimide.
Claim 9
Dependent Claim
11 words
The method of claim 3, wherein said polymeric layer comprises polyimide.
Claim 10
Dependent Claim
13 words
The method of claim 1, wherein said conductive bump is formed by plating.
Claim 11
Dependent Claim
13 words
The method of claim 2, wherein said conductive bump is formed by plating.
Claim 12
Dependent Claim
13 words
The method of claim 1, wherein said conductive layer is a barrier-seed layer.
Claim 13
Dependent Claim
14 words
The method of claim 11, wherein said barrier-seed layer comprises chrome, copper and gold.
Claim 14
Dependent Claim
21 words
The method of claim 1, wherein the thickness of said polymeric layer is in the range of 0.7 to 1.0 micron.
Claim 15
Dependent Claim
16 words
The method of claim 1, wherein at least one of said bump has a mushroom-like shape.
Claim 16
Dependent Claim
12 words
The method of claim 1, wherein the bump is a gold bump.
Claim 17
Dependent Claim
16 words
The method of claim 1, wherein at least two conductive bumps are formed on said substrate.
Claim 18
Dependent Claim
16 words
The method of claim 16, wherein at least one of said bump is a solder bump.
Claim 19
Dependent Claim
16 words
The method of claim 16, wherein at least one of said bump is a gold bump.
Claim 20
Dependent Claim
27 words
The method of claim 16, wherein at least one of said bump is a solder bump and at least one of said bump is a gold bump.
Claim 21
Dependent Claim
26 words
The method of claim 2, further comprises forming a polymeric layer over at least a portion of said interconnect wiring to act as a protection layer.
References Cited (Backward Citations)
US3311966A
Cited
US3495133A
Cited
US3604989A
Cited
US3686698A
Cited
US4029562A
Cited
JPS5618446A
Cited
US4319264A
Cited
JPS5773952A
Cited
JPS5795634A
Cited
US4386116A
Cited
EP0083020A2
Cited
FR2529013A1
Cited
US4739389A
Cited
EP0114211A2
Cited
US4480288A
Cited
US4552615A
Cited
EP0163172A2
Cited
WO1986002490A1
Cited
US4675717A
Cited
JPS6240770A
Cited
EP0246458A2
Cited
US4866507A
Cited
JPS63273337A
Cited
JPS63308352A
Cited
JPS642339A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-09-13 | 1997-03-15 | 1997-09-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-09-13 | 2001-03-15 | 2001-09-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-09-13 | 2005-03-15 | 2005-09-14 | $7700.00 | Window Closed / Lapsed |