US5434811A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Non-destructive read ferroelectric based memory circuit
Assignee: National Semiconductor Corp
•
Filing: 1989-05-24
•
Granted: 1995-07-18
•
Expires: 2009-05-24
Abstract
Abstract A non-volatile memory circuit comprises cross-coupled transistors which drive first and second nodes to differential voltage states. First and second ferroelectric capacitors are connected respectively between the first and second nodes and a common node. The ferroelectric capacitors are set to opposite polarization states as a function of the voltage states at the first and second differential nodes. When power is lost from the circuit, the last data state in the circuit is stored in the ferroelectric capacitors. When power is restored to the memory circuit, the ferroelectric capacitors unbalance the differential nodes to such an extent to cause the circuit to become reestablished to the last data state stored in the circuit. An input signal can be received at one of the nodes through an input transistor to set the state of the memory circuit and the state of the circuit can be read from one of the nodes through an output transistor. The input and output transistors can be the same device.
Inventors
- 👤 Joseph T. Evans, Jr.
- 👤 Richard H. Womack
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 20:13
CPC Classifications
G; G11; G11C; G11C14/00; G11C14/0054; G11C14/0072
Claims Analysis
Total Claims: 64
Claim 1
Independent Claim
112 words
A non-volatile memory circuit, comprising: first and second circuit means having respective first and second nodes, said first and second circuit means being cross-coupled for producing differential voltage states at said first and second nodes; a first ferroelectric capacitor connected between said first node and a common node; a second ferroelectric capacitor connected between said second node and said common node, wherein said ferroelectric capacitors are set to polarization states by the voltage states at said first and second nodes relative to said common node; and said first and second ferroelectric capacitors storing said polarization states and providing different effective capacitances as a function of the polarization states stored as non-volatile data.
Claim 2
Dependent Claim
112 words
A non-volatile memory circuit, comprising: first and second circuit means having respective first and second nodes, said first and second circuit means being cross-coupled for producing differential voltage states at said first and second nodes; a first ferroelectric capacitor connected between said first node and a common node; a second ferroelectric capacitor connected between said second node and said common node, wherein said ferroelectric capacitors are set to polarization states by the voltage states at said first and second nodes relative to said common node; and said first and second ferroelectric capacitors storing said polarization states and providing different effective capacitances as a function of the polarization states stored as non-volatile data.
Claim 3
Dependent Claim
65 words
The non-volatile memory circuit as recited in claim 1, further including; an input transistor connected between said first node and an input node for receiving an input signal for setting the voltage states at said first and second nodes; and an output transistor connected between said second node and an output node for providing the voltage state at said second node to said output node.
Claim 4
Dependent Claim
61 words
The non-volatile memory circuit as recited in claim 1, wherein each of said first and second circuit means comprises a series combination of a p-channel field effect transistor and an n-channel field effect transistor connected between first and second power terminals, and said first and second nodes are located respectively at a junction of said p-channel transistor and said n-channel transistor.
Claim 5
Dependent Claim
32 words
The non-volatile memory circuit as recited in claim 1, further including an input/output transistor connected between either said first node or said second node and an input/output node of said memory circuit.
Claim 6
Dependent Claim
110 words
A non-volatile memory circuit comprising: first and second circuit means having respective first and second nodes, said first and second circuit means being cross-coupled for producing differential voltage states at said first and second nodes; a first ferroelectric capacitor connected between said first node and a common nodes; and a second ferroelectric capacitor connected between said second node and said common node, wherein said ferroelectric capacitors are set to polarization states by the voltage states at said first and second nodes relative to said common node; and said common node is connected to receive a voltage which is approximately one half of the supply voltage provided to said memory circuit.
Claim 7
Dependent Claim
110 words
A non-volatile memory circuit comprising: first and second circuit means having respective first and second nodes, said first and second circuit means being cross-coupled for producing differential voltage states at said first and second nodes; a first ferroelectric capacitor connected between said first node and a common nodes; and a second ferroelectric capacitor connected between said second node and said common node, wherein said ferroelectric capacitors are set to polarization states by the voltage states at said first and second nodes relative to said common node; and said common node is connected to receive a voltage which is approximately one half of the supply voltage provided to said memory circuit.
Claim 8
Dependent Claim
131 words
A non-volatile memory circuit, comprising: a first transistor means connected between first and second power terminals and having a first node; a second transistor means connected between said first and second power terminals and having a second node, said first and second transistor means being cross-coupled for driving said first and second nodes to differential voltage states; a first ferroelectric capacitor connected between said first node and a common node, said common node held at a voltage state between the voltages of said first and second power terminals; and a second ferroelectric capacitor connected between said second node and said common node, wherein said first and second ferroelectric capacitors have opposite polarization states set therein due to the voltage states at said first and second nodes relative to said common node.
Claim 9
Dependent Claim
131 words
A non-volatile memory circuit, comprising: a first transistor means connected between first and second power terminals and having a first node; a second transistor means connected between said first and second power terminals and having a second node, said first and second transistor means being cross-coupled for driving said first and second nodes to differential voltage states; a first ferroelectric capacitor connected between said first node and a common node, said common node held at a voltage state between the voltages of said first and second power terminals; and a second ferroelectric capacitor connected between said second node and said common node, wherein said first and second ferroelectric capacitors have opposite polarization states set therein due to the voltage states at said first and second nodes relative to said common node.
Claim 10
Dependent Claim
65 words
The non-volatile memory circuit as recited in claim 6, further including: an input transistor connected between said first node and an input node for receiving an input signal for setting the voltage states at said first and second nodes; and an output transistor connected between said second node and an output node for providing the voltage state at said second node to said output node.
Claim 11
Dependent Claim
41 words
The non-volatile memory circuit as recited in claim 6, further including an input/output transistor connected between either said first node or said second node and an input/output node for setting and reading the voltage states at said first and second nodes.
Claim 12
Dependent Claim
154 words
A non-volatile memory circuit comprising: a first transistor means connected between first and second power terminals and having a first node; a second transistor means connected between said first and second power terminals and having a second node, said first and second transistor means being cross-coupled for driving said first and second nodes to differential voltage states; a first ferroelectric capacitor connected between said first node and a common node, being said common node held at a voltage state between the voltages of said first and second power terminals; a second ferroelectric capacitor connected between said second node and said common node, wherein said ferroelectric capacitors have opposite polarization states set therein due to the voltage states at said first and second nodes relative to said common node; and said common node is connected to receive a voltage which is approximately one half of the voltage applied between said first and second power terminals.
Claim 13
Dependent Claim
154 words
A non-volatile memory circuit comprising: a first transistor means connected between first and second power terminals and having a first node; a second transistor means connected between said first and second power terminals and having a second node, said first and second transistor means being cross-coupled for driving said first and second nodes to differential voltage states; a first ferroelectric capacitor connected between said first node and a common node, being said common node held at a voltage state between the voltages of said first and second power terminals; a second ferroelectric capacitor connected between said second node and said common node, wherein said ferroelectric capacitors have opposite polarization states set therein due to the voltage states at said first and second nodes relative to said common node; and said common node is connected to receive a voltage which is approximately one half of the voltage applied between said first and second power terminals.
Claim 14
Dependent Claim
171 words
A non-volatile static memory circuit, comprising: first and second MOS transistors connected serially between first and second power terminals and joined at a first node, said first transistor being an enhancement mode p-channel device and said second transistor being an enhancement mode n-channel device; third and fourth MOS transistors connected serially between said first and second power terminals and joined at a second node, said third transistor being an enhancement mode p-channel device and said fourth transistor being an enhancement mode n-channel device; the gate terminals of said first and second transistors connected to said second node and the gate terminals of said third and fourth transistors connected to said first node, wherein said first and said second nodes are driven to differential voltage states; a first ferroelectric capacitor connected between said first node and a common node; a second ferroelectric capacitor connected between said second node and said common node; and said first and second ferroelectric capacitors providing different effective capacitances as a function of the polarization states stored therein.
Claim 15
Dependent Claim
171 words
A non-volatile static memory circuit, comprising: first and second MOS transistors connected serially between first and second power terminals and joined at a first node, said first transistor being an enhancement mode p-channel device and said second transistor being an enhancement mode n-channel device; third and fourth MOS transistors connected serially between said first and second power terminals and joined at a second node, said third transistor being an enhancement mode p-channel device and said fourth transistor being an enhancement mode n-channel device; the gate terminals of said first and second transistors connected to said second node and the gate terminals of said third and fourth transistors connected to said first node, wherein said first and said second nodes are driven to differential voltage states; a first ferroelectric capacitor connected between said first node and a common node; a second ferroelectric capacitor connected between said second node and said common node; and said first and second ferroelectric capacitors providing different effective capacitances as a function of the polarization states stored therein.
Claim 16
Dependent Claim
65 words
The non-volatile static memory circuit as recited in claim 10, further including: an input transistor connected between said first node and an input node for receiving an input signal for setting the voltage states of said first and second nodes; and an output transistor connected between said second node and an output node for transferring the state of said second node to said output node.
Claim 17
Dependent Claim
51 words
The non-volatile static memory circuit as recited in claim 10, further including an input/output transistor connected between either said first node or said second node and an input/output node for setting the voltage states of said first and second nodes and reading the voltage states of said first and second nodes.
Claim 18
Dependent Claim
177 words
A non-volatile static memory circuit, comprising: first and second MOS transistors connected serially between first and second power terminals and joined at a first node, said first transistor being an enhancement mode p-channel device and said second transistor being an enhancement mode n-channel device; third and fourth MOS transistors connected serially between said first and second power terminals and joined at a second node, said third transistor being an enhancement mode p-channel device and said fourth transistor being an enhancement mode n-channel device; the gate terminals of said first and second transistors connected to said second node and the gate terminals of said third and fourth transistors connected to said first node, wherein said first and said second nodes are driven to differential voltage states; a first ferroelectric capacitor connected between said first node and a common node; a second ferroelectric capacitor connected between said second node and said common node; and said common node is connected to receive a voltage which is approximately one half of the voltage applied between said first and second power terminals.
Claim 19
Dependent Claim
177 words
A non-volatile static memory circuit, comprising: first and second MOS transistors connected serially between first and second power terminals and joined at a first node, said first transistor being an enhancement mode p-channel device and said second transistor being an enhancement mode n-channel device; third and fourth MOS transistors connected serially between said first and second power terminals and joined at a second node, said third transistor being an enhancement mode p-channel device and said fourth transistor being an enhancement mode n-channel device; the gate terminals of said first and second transistors connected to said second node and the gate terminals of said third and fourth transistors connected to said first node, wherein said first and said second nodes are driven to differential voltage states; a first ferroelectric capacitor connected between said first node and a common node; a second ferroelectric capacitor connected between said second node and said common node; and said common node is connected to receive a voltage which is approximately one half of the voltage applied between said first and second power terminals.
Claim 20
Dependent Claim
157 words
A non-volatile memory circuit array, comprising: an array of memory circuits, each memory circuit comprising: a first transistor means connected between first and second power terminals and having a first node; a second transistor means connected between said first and second power terminals and having a second node, said first and second transistor means being cross-coupled for driving said first and second nodes to differential voltage states; a first ferroelectric capacitor connected between said first node and a common node, said common node held at a voltage state between the voltages of said first and second power terminals; a second ferroelectric capacitor connected between said second node and said common node, wherein said ferroelectric capacitors have opposite polarization states set therein due to the voltage states at said first and second nodes relative to said common node; and the common nodes being connected to a plurality of said memory circuits joined together for receiving a restore signal.
Claim 21
Dependent Claim
157 words
A non-volatile memory circuit array, comprising: an array of memory circuits, each memory circuit comprising: a first transistor means connected between first and second power terminals and having a first node; a second transistor means connected between said first and second power terminals and having a second node, said first and second transistor means being cross-coupled for driving said first and second nodes to differential voltage states; a first ferroelectric capacitor connected between said first node and a common node, said common node held at a voltage state between the voltages of said first and second power terminals; a second ferroelectric capacitor connected between said second node and said common node, wherein said ferroelectric capacitors have opposite polarization states set therein due to the voltage states at said first and second nodes relative to said common node; and the common nodes being connected to a plurality of said memory circuits joined together for receiving a restore signal.
Claim 22
Dependent Claim
117 words
The non-volatile memory circuit array as recited in claim 14, further including an input and output transistor for each of said memory circuits, said input transistor connected between the first node and an input node for each of said memory circuits, said input transistor for receiving an input signal for setting the voltage states at the first and second nodes for the corresponding memory circuit, a plurality of said input nodes being connected in common; and an output transistor connected between said second node and an output node for each of said memory circuits for providing the voltage state at said second node to said output node, a plurality of said output nodes being connected in common.
Claim 23
Dependent Claim
78 words
The non-volatile memory circuit array as recited in claim 14, further including an input/output transistor for each of said memory circuits, said input/output transistor connected between either said first node or said second node and an input/output node for setting the voltage states at said first and second nodes and for reading the voltage state at either said first or second nodes, a plurality of said input/output nodes being connected in common to function as a bit line.
Claim 24
Dependent Claim
35 words
The non-volatile memory circuit as recited in claim 14, wherein said common nodes are connected to receive a voltage which is approximately one half of the voltage applied between said first and second power terminals.
Claim 25
Independent Claim
137 words
A method of operation for a non-volatile memory circuit, comprising the steps of: driving first and second nodes of said memory circuit to differential voltage states to store either a first or a second data state in said memory circuit; applying the voltage state at said first node to a first ferroelectric capacitor having one terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; and applying the voltage state at said second node to a second ferroelectric capacitor having one terminal thereof connected to said common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein relative to said common node and produce different effective capacitances as a function of the polarization states.
Claim 26
Independent Claim
137 words
A method of operation for a non-volatile memory circuit, comprising the steps of: driving first and second nodes of said memory circuit to differential voltage states to store either a first or a second data state in said memory circuit; applying the voltage state at said first node to a first ferroelectric capacitor having one terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; and applying the voltage state at said second node to a second ferroelectric capacitor having one terminal thereof connected to said common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein relative to said common node and produce different effective capacitances as a function of the polarization states.
Claim 27
Dependent Claim
93 words
The method of operation for a non-volatile memory circuit as recited in claim 18, further including the steps of: removing power from said memory circuit to remove said voltage state from said first and second nodes; applying power to said memory circuit and concurrently unbalancing said first and second nodes as a result of a connection of said ferroelectric capacitors thereto; and driving said first and second nodes of said memory circuit to reestablish the differential voltage states at said first and second nodes due to said unbalancing produced by said ferroelectric capacitors.
Claim 28
Dependent Claim
38 words
The method of operation for a non-volatile memory circuit as recited in claim 18, further including the step of holding said common node at a predetermined voltage state during a portion of the operation of said memory circuit.
Claim 29
Independent Claim
147 words
A method of operation for a non-volatile memory circuit, comprising the steps of: driving first and second nodes of said circuit to differential voltage states to store either a first or a second data state in said memory circuit; applying the voltage state at said first node to a first ferroelectric capacitor, which has one terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; applying the voltage state at said second node to a second ferroelectric capacitor, which has one terminal thereof connected to said common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein relative to said common node; and applying to said common node a voltage which is approximately one half of the supply voltage provided to said memory circuit.
Claim 30
Independent Claim
147 words
A method of operation for a non-volatile memory circuit, comprising the steps of: driving first and second nodes of said circuit to differential voltage states to store either a first or a second data state in said memory circuit; applying the voltage state at said first node to a first ferroelectric capacitor, which has one terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; applying the voltage state at said second node to a second ferroelectric capacitor, which has one terminal thereof connected to said common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein relative to said common node; and applying to said common node a voltage which is approximately one half of the supply voltage provided to said memory circuit.
Claim 31
Independent Claim
191 words
A method of operation for a non-volatile memory circuit, comprising the steps of: driving first and second nodes of said circuit to differential voltage states to store either a first or a second data state in said memory circuit; applying the voltage state at said first node to a first terminal of a first ferroelectric capacitor having a second terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; applying the voltage state at said second node to a first terminal of a second ferroelectric capacitor having a second terminal thereof connected to a common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein and produce different effective capacitances as a function of the polarization states; removing said voltage states from said first and second nodes; and restoring said voltage states to said first and second nodes in response to the corresponding polarization states previously set in said first and second ferroelectric capacitors, thereby restoring the previously stored first or second data state to said memory circuit.
Claim 32
Independent Claim
191 words
A method of operation for a non-volatile memory circuit, comprising the steps of: driving first and second nodes of said circuit to differential voltage states to store either a first or a second data state in said memory circuit; applying the voltage state at said first node to a first terminal of a first ferroelectric capacitor having a second terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; applying the voltage state at said second node to a first terminal of a second ferroelectric capacitor having a second terminal thereof connected to a common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein and produce different effective capacitances as a function of the polarization states; removing said voltage states from said first and second nodes; and restoring said voltage states to said first and second nodes in response to the corresponding polarization states previously set in said first and second ferroelectric capacitors, thereby restoring the previously stored first or second data state to said memory circuit.
Claim 33
Dependent Claim
41 words
The method of operation for a non-volatile memory circuit as recited in claim 22, wherein the step of restoring said voltage states includes the step of driving said common node to a predetermined voltage state for a predefined period of time.
Claim 34
Dependent Claim
24 words
The method of operation for a non-volatile memory circuit as recited in claim 23, wherein said predetermined voltage state is a circuit low voltage.
Claim 35
Independent Claim
202 words
A method of operation for a non-volatile memory circuit, comprising the steps of: driving first and second nodes of said circuit to differential voltage states to store either a first or a second data state in said memory circuit; applying the voltage state at said first node to a first terminal of a first ferroelectric capacitor, which has a second terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; applying the voltage state at said second node to a first terminal of a second ferroelectric capacitor, which has a second terminal thereof connected to said common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein; removing said voltage states from said first and second nodes; restoring said voltage states to said first and second nodes in response to the corresponding polarization states previously set in said first and second ferroelectric capacitors, thereby restoring the previously stored first or second data state to said memory circuit; and applying to said common node a voltage which is approximately one half of the supply voltage provided to said memory circuit.
Claim 36
Independent Claim
202 words
A method of operation for a non-volatile memory circuit, comprising the steps of: driving first and second nodes of said circuit to differential voltage states to store either a first or a second data state in said memory circuit; applying the voltage state at said first node to a first terminal of a first ferroelectric capacitor, which has a second terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; applying the voltage state at said second node to a first terminal of a second ferroelectric capacitor, which has a second terminal thereof connected to said common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein; removing said voltage states from said first and second nodes; restoring said voltage states to said first and second nodes in response to the corresponding polarization states previously set in said first and second ferroelectric capacitors, thereby restoring the previously stored first or second data state to said memory circuit; and applying to said common node a voltage which is approximately one half of the supply voltage provided to said memory circuit.
Claim 37
Independent Claim
210 words
A method of operation for a non-volatile memory circuits comprising the steps of: driving first and second nodes of said circuit to differential voltage states to store either a first or a second data state in said memory circuit; applying the voltage state at said first node to a first terminal of a first ferroelectric capacitor, which has a second terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; applying the voltage state at said second node to a first terminal of a second ferroelectric capacitor, which has a second terminal thereof connected to said common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein; removing said voltage states from said first and second nodes; restoring said voltage states to said first and second nodes in response to the corresponding polarization states previously set in said first and second ferroelectric capacitors, thereby restoring the previously stored first or second data state to said memory circuit; and driving said common node to a voltage which is approximately one half of the supply voltage provided to said memory circuit after the step of restoring said voltage states.
Claim 38
Independent Claim
210 words
A method of operation for a non-volatile memory circuits comprising the steps of: driving first and second nodes of said circuit to differential voltage states to store either a first or a second data state in said memory circuit; applying the voltage state at said first node to a first terminal of a first ferroelectric capacitor, which has a second terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; applying the voltage state at said second node to a first terminal of a second ferroelectric capacitor, which has a second terminal thereof connected to said common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein; removing said voltage states from said first and second nodes; restoring said voltage states to said first and second nodes in response to the corresponding polarization states previously set in said first and second ferroelectric capacitors, thereby restoring the previously stored first or second data state to said memory circuit; and driving said common node to a voltage which is approximately one half of the supply voltage provided to said memory circuit after the step of restoring said voltage states.
Claim 39
Independent Claim
254 words
A method of operation for a non-volatile memory circuit, comprising the steps of: driving first and second nodes of said memory circuit to differential voltage states to store either a first or a second data state in said memory circuit, said memory circuit connected to receive power from first and second power terminals; applying the voltage state at said first node to a first terminal of a ferroelectric capacitor, which has a second terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; applying the voltage state at said second node to a first terminal of a second ferroelectric capacitor, which has a second terminal thereof connected to said common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein, and wherein the effective capacitance of each of said ferroelectric capacitors is a function of the polarization state stored therein; removing said power from said memory circuit, thereby removing the voltage states at said first and second nodes of said memory circuit; driving said common node to a predetermined voltage state; and applying said power to said memory circuit while said common node is held at said predetermined voltage state, to drive said first and second nodes to said previous voltage states due to the different effective capacitances of said ferroelectric capacitors connected respectively to said first and second nodes, thereby reestablishing said given data state stored in said memory circuit.
Claim 40
Independent Claim
254 words
A method of operation for a non-volatile memory circuit, comprising the steps of: driving first and second nodes of said memory circuit to differential voltage states to store either a first or a second data state in said memory circuit, said memory circuit connected to receive power from first and second power terminals; applying the voltage state at said first node to a first terminal of a ferroelectric capacitor, which has a second terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; applying the voltage state at said second node to a first terminal of a second ferroelectric capacitor, which has a second terminal thereof connected to said common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein, and wherein the effective capacitance of each of said ferroelectric capacitors is a function of the polarization state stored therein; removing said power from said memory circuit, thereby removing the voltage states at said first and second nodes of said memory circuit; driving said common node to a predetermined voltage state; and applying said power to said memory circuit while said common node is held at said predetermined voltage state, to drive said first and second nodes to said previous voltage states due to the different effective capacitances of said ferroelectric capacitors connected respectively to said first and second nodes, thereby reestablishing said given data state stored in said memory circuit.
Claim 41
Dependent Claim
37 words
The method of operation for a non-volatile memory circuit as recited in claim 27, wherein the step of driving said common node to a predetermined voltage state includes maintaining said common node at a low voltage state.
Claim 42
Dependent Claim
23 words
The method of operation for a non-volatile memory circuit as recited in claim 28, wherein said low voltage state is essentially circuit ground.
Claim 43
Independent Claim
285 words
A method of operation for a non-volatile memory circuit, comprising the steps of: driving first and second nodes of said circuit to differential voltage states to store either a first or a second data state in said memory circuit, said circuit connected to receive power from first and second power terminals; applying the voltage state at said first node to a first terminal of a first ferroelectric capacitor, which has a second terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; applying the voltage state at said second node to a first terminal of a second ferroelectric capacitor, which has a second terminal thereof connected to said common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein, and wherein an effective capacitance of each said ferroelectric capacitor is a function of the respective polarization state stored therein; removing said power from said circuit, thereby removing the differential voltage states at said first and second nodes after said circuit has stored a given data state; driving said common node to a predetermined voltage state; applying said power to said circuit while said common node is held at said predetermined voltage state, to drive said first and second nodes to said previous voltage states due to different effective capacitances of said ferroelectric capacitors connected respectively to said first and second nodes, thereby reestablishing said given data state in said memory circuit; and applying to said common node a voltage which is approximately one half of the voltage provided between said first and second power terminals when power is applied to said circuit.
Claim 44
Independent Claim
285 words
A method of operation for a non-volatile memory circuit, comprising the steps of: driving first and second nodes of said circuit to differential voltage states to store either a first or a second data state in said memory circuit, said circuit connected to receive power from first and second power terminals; applying the voltage state at said first node to a first terminal of a first ferroelectric capacitor, which has a second terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; applying the voltage state at said second node to a first terminal of a second ferroelectric capacitor, which has a second terminal thereof connected to said common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein, and wherein an effective capacitance of each said ferroelectric capacitor is a function of the respective polarization state stored therein; removing said power from said circuit, thereby removing the differential voltage states at said first and second nodes after said circuit has stored a given data state; driving said common node to a predetermined voltage state; applying said power to said circuit while said common node is held at said predetermined voltage state, to drive said first and second nodes to said previous voltage states due to different effective capacitances of said ferroelectric capacitors connected respectively to said first and second nodes, thereby reestablishing said given data state in said memory circuit; and applying to said common node a voltage which is approximately one half of the voltage provided between said first and second power terminals when power is applied to said circuit.
Claim 45
Independent Claim
291 words
A method of operation for a non-volatile memory circuit, comprising the steps of: driving first and second nodes of said circuit to differential voltage states to store either a first or a second data state in said memory circuit, said circuit connected to receive power from first and second power terminals; applying the voltage state at said first node to a first terminal of a first ferroelectric capacitor, which has a second terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; applying the voltage state at said second node to a first terminal of a second ferroelectric capacitor, which has a second terminal thereof connected to said common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein, and wherein an effective capacitance of each said ferroelectric capacitor is a function of the respective polarization state stored therein; removing said power from said circuit, thereby removing the voltage states at said first and second nodes after said circuit has stored a given data state; driving said common node to a predetermined voltage state; applying said power to said circuit while said common node is held at said predetermined voltage state, to drive said first and second nodes to said previous voltage states due to different effective capacitances of said first and second ferroelectric capacitors connected respectively to said first and second nodes, thereby reestablishing said given data state in said memory circuit; and driving said common node to a voltage which is approximately one half of the voltage applied between said first and second power terminals after application of said predetermined voltage state to said common node.
Claim 46
Independent Claim
291 words
A method of operation for a non-volatile memory circuit, comprising the steps of: driving first and second nodes of said circuit to differential voltage states to store either a first or a second data state in said memory circuit, said circuit connected to receive power from first and second power terminals; applying the voltage state at said first node to a first terminal of a first ferroelectric capacitor, which has a second terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; applying the voltage state at said second node to a first terminal of a second ferroelectric capacitor, which has a second terminal thereof connected to said common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein, and wherein an effective capacitance of each said ferroelectric capacitor is a function of the respective polarization state stored therein; removing said power from said circuit, thereby removing the voltage states at said first and second nodes after said circuit has stored a given data state; driving said common node to a predetermined voltage state; applying said power to said circuit while said common node is held at said predetermined voltage state, to drive said first and second nodes to said previous voltage states due to different effective capacitances of said first and second ferroelectric capacitors connected respectively to said first and second nodes, thereby reestablishing said given data state in said memory circuit; and driving said common node to a voltage which is approximately one half of the voltage applied between said first and second power terminals after application of said predetermined voltage state to said common node.
Claim 47
Independent Claim
284 words
A method of operation for a non-volatile memory circuit, comprising the steps of: driving first and second nodes of said memory circuit to differential voltage states to store either a first or a second data state in said memory circuit, said memory circuit being connected to receive power from first and second power terminals; applying the voltage state at said first node to a first terminal of a first ferroelectric capacitor having a second terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; applying the voltage state at said second node to a first terminal of a second ferroelectric capacitor having a second terminal thereof connected to said common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein and an effective capacitance of each of said ferroelectric capacitors is a function of the polarization state stored therein; removing power from said circuit, thereby removing the voltage states at said first and second nodes when said memory circuit has a given data state; applying a voltage pulse to said common node to transfer respective electrical charges to said first and second nodes, whereby different charges are retained at said first and second nodes after termination of said pulse due to the different polarization states of said first and second ferroelectric capacitors; and applying power to said memory circuit after termination of said pulse to drive said first and second nodes to said given voltage states due to said different electrical charges retained at said first and second nodes, thereby reestablishing said given data state previously stored in said memory circuit.
Claim 48
Independent Claim
284 words
A method of operation for a non-volatile memory circuit, comprising the steps of: driving first and second nodes of said memory circuit to differential voltage states to store either a first or a second data state in said memory circuit, said memory circuit being connected to receive power from first and second power terminals; applying the voltage state at said first node to a first terminal of a first ferroelectric capacitor having a second terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; applying the voltage state at said second node to a first terminal of a second ferroelectric capacitor having a second terminal thereof connected to said common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein and an effective capacitance of each of said ferroelectric capacitors is a function of the polarization state stored therein; removing power from said circuit, thereby removing the voltage states at said first and second nodes when said memory circuit has a given data state; applying a voltage pulse to said common node to transfer respective electrical charges to said first and second nodes, whereby different charges are retained at said first and second nodes after termination of said pulse due to the different polarization states of said first and second ferroelectric capacitors; and applying power to said memory circuit after termination of said pulse to drive said first and second nodes to said given voltage states due to said different electrical charges retained at said first and second nodes, thereby reestablishing said given data state previously stored in said memory circuit.
Claim 49
Independent Claim
314 words
A method of operation for a non-volatile memory circuit, comprising the steps of: driving first and second nodes of said circuit to differential voltage states to store either a first or a second data state in said memory circuit, said circuit connected to receive power from first and second power terminals; applying the voltage state at said first node to a first terminal of a first ferroelectric capacitor, which has a second terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; applying the voltage state at said second node to a first terminal of a second ferroelectric capacitor, which has a second terminal thereof connected to said common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein and an effective capacitance of each said ferroelectric capacitor is a function of the respective polarization state stored therein; removing said power from said circuit, thereby removing the voltage states at said first and second nodes after said circuit has stored a given data state; applying a voltage pulse to said common node to transfer respective electrical charges to said first and second nodes, whereby different charges are retained at said first and second nodes after termination of said pulse due to the different polarization states of said first and second ferroelectric capacitor; applying power to said circuit after termination of said pulse, to drive said first and second nodes to said previous differential voltage states due to said different electrical charges transferred to said first and second nodes, thereby reestablishing said given data state in said memory circuit; and the step of applying a voltage pulse to said common node comprises applying a voltage pulse having an amplitude essentially equal to the voltage difference between said first and second power terminals.
Claim 50
Independent Claim
314 words
A method of operation for a non-volatile memory circuit, comprising the steps of: driving first and second nodes of said circuit to differential voltage states to store either a first or a second data state in said memory circuit, said circuit connected to receive power from first and second power terminals; applying the voltage state at said first node to a first terminal of a first ferroelectric capacitor, which has a second terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; applying the voltage state at said second node to a first terminal of a second ferroelectric capacitor, which has a second terminal thereof connected to said common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein and an effective capacitance of each said ferroelectric capacitor is a function of the respective polarization state stored therein; removing said power from said circuit, thereby removing the voltage states at said first and second nodes after said circuit has stored a given data state; applying a voltage pulse to said common node to transfer respective electrical charges to said first and second nodes, whereby different charges are retained at said first and second nodes after termination of said pulse due to the different polarization states of said first and second ferroelectric capacitor; applying power to said circuit after termination of said pulse, to drive said first and second nodes to said previous differential voltage states due to said different electrical charges transferred to said first and second nodes, thereby reestablishing said given data state in said memory circuit; and the step of applying a voltage pulse to said common node comprises applying a voltage pulse having an amplitude essentially equal to the voltage difference between said first and second power terminals.
Claim 51
Independent Claim
313 words
A method of operation for a non-volatile memory circuit, comprising the steps of: driving first and second nodes of said circuit to differential voltage states to store either a first or a second data state in said memory circuit, said circuit connected to receive power from first and second power terminals; applying the voltage state at said first node to a first terminal of a first ferroelectric capacitor, which has a second terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; applying the voltage state at said second node to a first terminal of a second ferroelectric capacitor, which has a second terminal thereof connected to said common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein and an effective capacitance of each said ferroelectric capacitor is a function of the respective polarization state stored therein; removing said power from said circuit, thereby removing the voltage states at said first and second nodes after said circuit has stored a given data state; applying a voltage pulse to said common node to transfer respective electrical charges to said first and second nodes, whereby different charges are retained at said first and second nodes after termination of said pulse due to the different polarization states of said first and second ferroelectric capacitors; applying said power to said circuit after termination of said pulse, to drive said first and second nodes to said previous differential voltage states due to said different charges transferred to said first and second nodes, thereby reestablishing said given data state in said memory circuit; and holding said common node at a voltage which is approximately one half of the voltage provided between said first and second power terminals when power is applied to said memory circuit.
Claim 52
Independent Claim
313 words
A method of operation for a non-volatile memory circuit, comprising the steps of: driving first and second nodes of said circuit to differential voltage states to store either a first or a second data state in said memory circuit, said circuit connected to receive power from first and second power terminals; applying the voltage state at said first node to a first terminal of a first ferroelectric capacitor, which has a second terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; applying the voltage state at said second node to a first terminal of a second ferroelectric capacitor, which has a second terminal thereof connected to said common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein and an effective capacitance of each said ferroelectric capacitor is a function of the respective polarization state stored therein; removing said power from said circuit, thereby removing the voltage states at said first and second nodes after said circuit has stored a given data state; applying a voltage pulse to said common node to transfer respective electrical charges to said first and second nodes, whereby different charges are retained at said first and second nodes after termination of said pulse due to the different polarization states of said first and second ferroelectric capacitors; applying said power to said circuit after termination of said pulse, to drive said first and second nodes to said previous differential voltage states due to said different charges transferred to said first and second nodes, thereby reestablishing said given data state in said memory circuit; and holding said common node at a voltage which is approximately one half of the voltage provided between said first and second power terminals when power is applied to said memory circuit.
Claim 53
Independent Claim
315 words
A method of operation for a non-volatile memory circuit, comprising the steps of: driving first and second nodes of said circuit to differential voltage states to store either a first or a second data state in said memory circuit, said circuit connected to receive power from first and second power terminals; applying the voltage state at said first node to a first terminal of a first ferroelectric capacitor, which has a second terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; applying the voltage state at said second node to a first terminal of a second ferroelectric capacitor, which has a second terminal thereof connected to said common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein and an effective capacitance of each said ferroelectric capacitor is a function of the respective polarization state stored therein; removing said power from said circuit, thereby removing the voltage states at said first and second nodes after said circuit has stored a given data state; applying a voltage pulse to said common node to transfer respective electrical charges to said first and second nodes, whereby different charges are retained at said first and second nodes after termination of said pulse due to the different polarization states of said first and second ferroelectric capacitors; applying said power to said circuit after termination of said pulse, to drive said first and second nodes to said previous differential voltage states due to said different charges transferred to said first and second nodes, thereby reestablishing said given data state in said memory circuit; and driving said common node to a voltage which is approximately one half of the voltage applied between said first and second power terminals after application of said voltage pulse to said common node.
Claim 54
Independent Claim
315 words
A method of operation for a non-volatile memory circuit, comprising the steps of: driving first and second nodes of said circuit to differential voltage states to store either a first or a second data state in said memory circuit, said circuit connected to receive power from first and second power terminals; applying the voltage state at said first node to a first terminal of a first ferroelectric capacitor, which has a second terminal thereof connected to a common node, to establish a corresponding polarization state in said first ferroelectric capacitor; applying the voltage state at said second node to a first terminal of a second ferroelectric capacitor, which has a second terminal thereof connected to said common node, to establish a corresponding polarization state in said second ferroelectric capacitor, wherein said first and second ferroelectric capacitors have differential polarization states set therein and an effective capacitance of each said ferroelectric capacitor is a function of the respective polarization state stored therein; removing said power from said circuit, thereby removing the voltage states at said first and second nodes after said circuit has stored a given data state; applying a voltage pulse to said common node to transfer respective electrical charges to said first and second nodes, whereby different charges are retained at said first and second nodes after termination of said pulse due to the different polarization states of said first and second ferroelectric capacitors; applying said power to said circuit after termination of said pulse, to drive said first and second nodes to said previous differential voltage states due to said different charges transferred to said first and second nodes, thereby reestablishing said given data state in said memory circuit; and driving said common node to a voltage which is approximately one half of the voltage applied between said first and second power terminals after application of said voltage pulse to said common node.
Claim 55
Independent Claim
155 words
A method of operation for a non-volatile memory circuit, comprising the steps of: converting a data state comprising differential voltage states at respective first and second nodes of a volatile memory circuit to differential polarization states in respective first and second ferroelectric capacitors; removing power from the volatile memory circuit subsequent to storing the data state as the differential polarization states in the first and second ferroelectric capacitors; applying power to a first terminal of each of the first and second ferroelectric capacitors to transfer respective electrical charges as a function of the polarization states from second terminals of the respective first and second ferroelectric capacitors to the respective first and second nodes of the volatile memory circuit; and applying power to the volatile memory circuit, whereby the first and second nodes thereof are driven to differential voltage states corresponding to the data state existing thereat before power was removed from the volatile memory circuit.
Claim 56
Independent Claim
155 words
A method of operation for a non-volatile memory circuit, comprising the steps of: converting a data state comprising differential voltage states at respective first and second nodes of a volatile memory circuit to differential polarization states in respective first and second ferroelectric capacitors; removing power from the volatile memory circuit subsequent to storing the data state as the differential polarization states in the first and second ferroelectric capacitors; applying power to a first terminal of each of the first and second ferroelectric capacitors to transfer respective electrical charges as a function of the polarization states from second terminals of the respective first and second ferroelectric capacitors to the respective first and second nodes of the volatile memory circuit; and applying power to the volatile memory circuit, whereby the first and second nodes thereof are driven to differential voltage states corresponding to the data state existing thereat before power was removed from the volatile memory circuit.
Claim 57
Dependent Claim
43 words
The method of operation for a non-volatile memory circuit as recited in claim 36, wherein the step of applying power to the first terminal of each of the ferroelectric capacitors comprises applying about half the voltage applied in powering the volatile memory circuit.
Claim 58
Dependent Claim
56 words
The method of operation for a non-volatile memory circuit as recited in claim 36, wherein the step of applying power to the first terminal of each of the ferroelectric capacitors comprises applying a voltage thereto having a magnitude between a circuit common voltage and a voltage magnitude that is applied in powering the volatile memory circuit.
Claim 59
Dependent Claim
43 words
The method of operation for a non-volatile memory circuit as recited in claim 36, wherein the step of applying power to the first terminal of each of the ferroelectric capacitors is carried out after the power is applied to the volatile memory circuit.
Claim 60
Dependent Claim
36 words
The method of operation for a non-volatile memory circuit as recited in claim 36, wherein the step of applying power to the first terminal of each of the ferroelectric capacitors comprises applying a voltage pulse thereto.
Claim 61
Dependent Claim
41 words
The method of operation for a non-volatile memory circuit as recited in claim 40, wherein the step of applying power to the volatile memory circuit comprises applying a supply voltage thereto after pulsing the first terminal of the respective ferroelectric capacitors.
Claim 62
Dependent Claim
58 words
The non-volatile memory circuit of claim 18, further including pulsing the common node to drive charge from the ferroelectric capacitors to the respective first and second nodes, returning the pulse to a low voltage level, and then applying a supply voltage to the non-volatile memory circuit to drive the first and second nodes to the respective voltage states.
Claim 63
Dependent Claim
33 words
The non-volatile memory circuit of claim 42, further including driving the common node to a voltage approximately half the supply voltage after the supply voltage has been applied to the non-volatile memory circuit.
Claim 64
Dependent Claim
41 words
The method of operation for a non-volatile memory circuit as recited in claim 18, further including automatically tracking a change in the voltage states of the first and second nodes with corresponding polarization states in the first and second ferroelectric capacitors.
References Cited (Backward Citations)
US2717372A
Cited
US2717373A
Cited
US2695396A
Cited
US2773250A
Cited
US2695397A
Cited
US2884617A
Cited
US2782397A
Cited
US2872661A
Cited
US2859428A
Cited
US2884618A
Cited
US2926336A
Cited
US2918655A
Cited
US2900622A
Cited
US2876435A
Cited
US2938194A
Cited
US2905928A
Cited
US2955281A
Cited
US2876436A
Cited
US2922986A
Cited
US2907984A
Cited
US3126509A
Cited
US2839739A
Cited
US3002182A
Cited
US3104377A
Cited
US3011157A
Cited
US2957164A
Cited
US3021510A
Cited
US3142045A
Cited
US3158842A
Cited
US3079591A
Cited
US3155833A
Cited
US3105225A
Cited
US3118133A
Cited
US3094686A
Cited
US3281800A
Cited
US3476951A
Cited
US3264618A
Cited
US3466618A
Cited
US3508213A
Cited
US3499704A
Cited
US3537079A
Cited
US3535686A
Cited
US3510852A
Cited
US3543258A
Cited
US3599185A
Cited
US3579208A
Cited
US3569795A
Cited
US3623030A
Cited
US3691535A
Cited
US3725899A
Cited
US3733590A
Cited
US3820088A
Cited
US3930240A
Cited
US3798619A
Cited
US3859642A
Cited
US3832700A
Cited
US3990057A
Cited
GB1544314A
Cited
US4144591A
Cited
US4161038A
Cited
US4300212A
Cited
US4336089A
Cited
US4499560A
Cited
US4408303A
Cited
US4477886A
Cited
US4532609A
Cited
JPS6031665A
Cited
US4536785A
Cited
US4630238A
Cited
US4703456A
Cited
DD242117A1
Cited
US4860254A
Cited
US4873664A
Cited
US4946710A
Cited
US4809225A
Cited
US4853893A
Cited
US4787066A
Cited
US4802124A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-07-17 | 1999-01-16 | 1999-07-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-07-17 | 2003-01-16 | 2003-07-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-07-17 | 2007-01-16 | 2007-07-18 | $7700.00 | Window Closed / Lapsed |