← Back to Patent Explorer
US5493147A Expired / Lapsed US ⏱️ 0.0 years remaining

Antifuse circuit structure for use in a field programmable gate array and method of manufacture thereof

Assignee: Crosspoint Solutions Inc
•
Filing: 1994-10-07
•
Granted: 1996-02-20
•
Expires: 2014-10-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An antifuse structure particularly suitable for field programmable gate arrays is presented. In most present day processes the antifuse structure is formed with a refractory metal layer, amorphous silicon layer and refractory metal layer sandwiched between two metal interconnection lines. Unprogrammed resistances of very high values, programmed resistances of very low values, short programming times and desirable programming voltages are among the advantages realized.

Inventors

  • 👤 Monta R. Holzworth
  • 👤 Richard Klein
  • 👤 Pankaj Dixit
  • 👤 William P. Ingram, III

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 09:38
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/49; H10W20/491; H10W20/01; H10W20/031; H10W20/064; H10W20/065

Claims Analysis

Total Claims: 19
Claim 1
Independent Claim 126 words
An antifuse structure in an integrated circuit device, said integrated circuit device formed within and on a semiconductor substrate, said antifuse structure comprising a first metal layer on a first insulating layer over said substrate; a first refractory metal layer on said first metal layer; a relatively thin layer having silicon on said first refractory metal layer; an amorphous silicon layer on said relatively thin layer, said amorphous silicon ranging from 500 to 800 Angstroms thick; a second refractory metal layer on and in contact with said amorphous silicon layer; and a second metal layer on said second refractory metal layer; wherein said antifuse structure includes an on-state program resistance of about 100 ohms or less, and a programming time of about 100 microseconds or less.
Claim 2
Dependent Claim 126 words
An antifuse structure in an integrated circuit device, said integrated circuit device formed within and on a semiconductor substrate, said antifuse structure comprising a first metal layer on a first insulating layer over said substrate; a first refractory metal layer on said first metal layer; a relatively thin layer having silicon on said first refractory metal layer; an amorphous silicon layer on said relatively thin layer, said amorphous silicon ranging from 500 to 800 Angstroms thick; a second refractory metal layer on and in contact with said amorphous silicon layer; and a second metal layer on said second refractory metal layer; wherein said antifuse structure includes an on-state program resistance of about 100 ohms or less, and a programming time of about 100 microseconds or less.
Claim 3
Dependent Claim 17 words
An antifuse structure as in claim 1 wherein said relatively thin layer is approximately 200 Angstroms thick.
Claim 4
Dependent Claim 15 words
An antifuse structure as in claim 1 wherein said relatively thin layer comprises amorphous silicon.
Claim 5
Dependent Claim 17 words
An antifuse structure as in claim 1 wherein said amorphous silicon layer is approximately 800 Angstroms thick.
Claim 6
Dependent Claim 23 words
An antifuse structure as in claim 1 wherein said amorphous silicon layer comprises hydrogen in the range of 10 to 20% by composition.
Claim 7
Dependent Claim 20 words
An antifuse structure as in claim 1 wherein at least one of said refractory metal layers comprise a titanium-tungsten alloy.
Claim 8
Dependent Claim 16 words
An antifuse structure as in claim 1 wherein said first and second metal layers comprise aluminum.
Claim 9
Dependent Claim 20 words
An antifuse structure as in claim 7 wherein at least one of said refractory metal layers comprise a titanium-tungsten alloy.
Claim 10
Dependent Claim 110 words
An antifuse structure in an integrated circuit device, said integrated circuit device formed within and on a semiconductor substrate, said antifuse structure comprising a refractory metal interconnection layer on a first insulating layer over said substrate; a relatively thin layer having silicon on said refractory metal interconnection layer; a dielectric layer overlying said relatively thin layer having silicon, said dielectric layer comprising an aperture therein, said aperture comprising aperture sides and an region exposing a portion of said relatively thin layer; an amorphous silicon layer on said relatively thin layer portion and said aperture sides; and a second metal interconnection layer on and in contact with said amorphous silicon layer.
Claim 11
Dependent Claim 110 words
An antifuse structure in an integrated circuit device, said integrated circuit device formed within and on a semiconductor substrate, said antifuse structure comprising a refractory metal interconnection layer on a first insulating layer over said substrate; a relatively thin layer having silicon on said refractory metal interconnection layer; a dielectric layer overlying said relatively thin layer having silicon, said dielectric layer comprising an aperture therein, said aperture comprising aperture sides and an region exposing a portion of said relatively thin layer; an amorphous silicon layer on said relatively thin layer portion and said aperture sides; and a second metal interconnection layer on and in contact with said amorphous silicon layer.
Claim 12
Dependent Claim 17 words
An antifuse structure as in claim 9 wherein said relatively thin layer is approximately 200 Angstroms thick.
Claim 13
Dependent Claim 17 words
An antifuse structure as in claim 9 wherein said amorphous silicon layer is approximately 800 Angstroms thick.
Claim 14
Dependent Claim 23 words
An antifuse structure as in claim 9 wherein said amorphous silicon layer comprises hydrogen in the range of 10 to 20% by composition.
Claim 15
Dependent Claim 14 words
The antifuse structure of claim 9 wherein said relatively thin layer comprises amorphous silicon.
Claim 16
Dependent Claim 15 words
The antifuse structure of claim 9 wherein said refractory metal interconnection layer comprises titanium alloy.
Claim 17
Dependent Claim 16 words
The antifuse structure of claim 9 wherein said second metal interconnection layer comprises an aluminum layer.
Claim 18
Dependent Claim 13 words
The antifuse structure of claim 9 wherein said relatively thin layer comprises silicide.
Claim 19
Dependent Claim 20 words
The antifuse structure of claim 9 wherein said antifuse includes a on-state program resistance of about 100 ohms or less.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-02-19 1999-08-21 2000-02-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-02-19 2003-08-21 2004-02-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-02-19 2007-08-21 2008-02-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag