Patent US5615152A successfully refreshed from Google Patents.
US5615152A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of erasing a high density contactless flash EPROM array
Assignee: National Semiconductor Corp
•
Filing: 1996-05-15
•
Granted: 1997-03-25
•
Expires: 2016-05-15
Abstract
Abstract The present invention provides a contactless flash EPROM array formed in a P-well in a diffused silicon substrate of N-type conductivity. To facilitate a channel erase operation, thin tunnel oxide is formed between the P-well and the overlying polysilicon floating gate EPROM cells. The array is programmed in a conventional EPROM cell array manner. However, in accordance with the invention, the channel erase of a selected row of EPROM cells is accomplished by allowing all bit lines to float, applying a negative erase voltage to the word line of the selected row and holding the substrate at the supply voltage.
Inventors
- 👤 Albert Bergemont
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 16:45
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/04; G11C16/0491; G11C16/06; G11C16/10; G11C16/14; G11C16/16; H; H10; H10B; H10B69/00
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
341 words
A method of erasing selected rows in a contactless flash EPROM array formed in a P-type well that is formed in an N-type silicon substrate, and wherein the flash EPROM array includes a layer of tunnel oxide about 100-120Å thick formed on a surface of the P-type well, a plurality of rows and columns of polysilicon floating gates formed on the tunnel oxide layer, each polysilicon floating gate having a layer of dielectric material formed thereon, an N-type bit line formed in the P-type well between each two adjacent columns of polysilicon floating gates to define a plurality of spaced-apart N-type bit lines in the P-type well, alternating of said bit lines being contacted to define drain bit lines of said array, bit lines between adjacent drain bit lines being non-contacted to define source bit lines of said array such that each source bit line has first and second adjacent drain bit lines associated therewith, each source bit line being electrically connectable to the associated first adjacent drain bit line via a first MOS select transistor having its gate connected to a polysilicon first select line and to the associated second adjacent drain bit line via a second MOS select transistor having its gate connected to a polysilicon second select line, the array further including a plurality of spaced-apart parallel polysilicon word lines formed perpendicular to the columns of floating gates, each word line overlying the floating gates in a row of said array such that the floating gates in said row are separated from said word line by the dielectric material formed on each said floating gate in said row of said array, the erase method comprising: while maintaining the P-type well at a positive supply voltage, applying a negative erase voltage to the polysilicon word line of each row of said array selected for erasure; maintaining the source bit lines and the drain bit lines of said array floating; and applying the supply voltage to the polysilicon word line of each row of said array not selected for erasure.
Claim 2
Independent Claim
341 words
A method of erasing selected rows in a contactless flash EPROM array formed in a P-type well that is formed in an N-type silicon substrate, and wherein the flash EPROM array includes a layer of tunnel oxide about 100-120Å thick formed on a surface of the P-type well, a plurality of rows and columns of polysilicon floating gates formed on the tunnel oxide layer, each polysilicon floating gate having a layer of dielectric material formed thereon, an N-type bit line formed in the P-type well between each two adjacent columns of polysilicon floating gates to define a plurality of spaced-apart N-type bit lines in the P-type well, alternating of said bit lines being contacted to define drain bit lines of said array, bit lines between adjacent drain bit lines being non-contacted to define source bit lines of said array such that each source bit line has first and second adjacent drain bit lines associated therewith, each source bit line being electrically connectable to the associated first adjacent drain bit line via a first MOS select transistor having its gate connected to a polysilicon first select line and to the associated second adjacent drain bit line via a second MOS select transistor having its gate connected to a polysilicon second select line, the array further including a plurality of spaced-apart parallel polysilicon word lines formed perpendicular to the columns of floating gates, each word line overlying the floating gates in a row of said array such that the floating gates in said row are separated from said word line by the dielectric material formed on each said floating gate in said row of said array, the erase method comprising: while maintaining the P-type well at a positive supply voltage, applying a negative erase voltage to the polysilicon word line of each row of said array selected for erasure; maintaining the source bit lines and the drain bit lines of said array floating; and applying the supply voltage to the polysilicon word line of each row of said array not selected for erasure.
Claim 3
Dependent Claim
26 words
A method as in claim 1 and wherein the supply voltage is approximately 5 V and the erase voltage is approximately -12 V to -13 V.
References Cited (Backward Citations)
US3881180A
Cited
US5268318A
Cited
US5262846A
Cited
US5179427A
Cited
US5128895A
Cited
US5060195A
Cited
US5172200A
Cited
GB2241380A
Cited
US5262985A
Cited
US5293337A
Cited
US5204835A
Cited
EP0461764A2
Cited
US5132933A
Cited
US5274588A
Cited
EP0555039A2
Cited
US5327378A
Cited
US5293331A
Cited
US5379254A
Cited
WO1994014196A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-03-24 | 2000-09-23 | 2001-03-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-03-24 | 2004-09-23 | 2005-03-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-03-24 | 2008-09-23 | 2009-03-25 | $7700.00 | Window Closed / Lapsed |