← Back to Patent Explorer
US5789796A Expired / Lapsed US ⏱️ 0.0 years remaining

Programmable anti-fuse device and method for manufacturing the same

Assignee: Electronics and Telecommunications Research Institute
•
Filing: 1997-08-25
•
Granted: 1998-08-04
•
Expires: 2017-08-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention relates to a technology of an electrically programmable anti-fuse device. The anti-fuse device comprises a semiconductor substrate provided with a plurality of functional elements; a field oxide layer formed on said semiconductor substrate, for electrically isolating the functional elements from each other; a predetermined pattern of a first electrode formed on said field oxide layer; a first insulating layer having two contact holes isolated from each other only on said first electrode, deposited on said field oxide layer as well as both end portions and center portion of said first electrode; a second insulating layer formed in said contact holes, to serves as an interlayer; and a second electrode formed on said second insulating layer.

Inventors

  • 👤 Sang-Won Kang
  • 👤 Jong-Tae Baek

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 11:55
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/49; H10W20/491; H10P; H10P14/00; H10P14/40; H10P14/416; H10P32/00; H10P32/30; H10P32/302; H10P50/00; H10P76/00; H10P76/20; H10P76/204; H10P76/2041

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 261 words
An electrically programmable anti-fuse device comprising: a semiconductor substrate provided with a plurality of functional elements; a field oxide layer formed on said semiconductor substrate for electrically isolating the functional elements from each other; a predetermined pattern of a first electrode of a polysilicon layer doped with a high concentration of an impurity ion formed on said field oxide layer; a first insulating layer on said field oxide layer as well as both end portions and center portion of said first electrode, said first insulating layer having one contact hole which exposes only a portion of said first electrode and a further contact hole which is isolated from said one contact hole, and each said contact hole only exposing a separate portion of said first electrode; second insulating layer formed only in each of said contact holes and serving as an interlayer; and a second and a third electrode of an aluminum based alloy extending respectively into said one contact hole and said further contact hole and formed vertically on said second insulating layers in said one contact hole and said further contact hole, said second and third electrodes being electrically isolated from each other by said first insulating layer such that a circuit can be made between said second electrode and said first electrode and between said third electrode and said first electrode upon the application of a fusing process; whereby should one of said second or third electrodes be defective, the other of said electrodes can be fused to said first electrode upon the application of a fusing process.
Claim 2
Dependent Claim 261 words
An electrically programmable anti-fuse device comprising: a semiconductor substrate provided with a plurality of functional elements; a field oxide layer formed on said semiconductor substrate for electrically isolating the functional elements from each other; a predetermined pattern of a first electrode of a polysilicon layer doped with a high concentration of an impurity ion formed on said field oxide layer; a first insulating layer on said field oxide layer as well as both end portions and center portion of said first electrode, said first insulating layer having one contact hole which exposes only a portion of said first electrode and a further contact hole which is isolated from said one contact hole, and each said contact hole only exposing a separate portion of said first electrode; second insulating layer formed only in each of said contact holes and serving as an interlayer; and a second and a third electrode of an aluminum based alloy extending respectively into said one contact hole and said further contact hole and formed vertically on said second insulating layers in said one contact hole and said further contact hole, said second and third electrodes being electrically isolated from each other by said first insulating layer such that a circuit can be made between said second electrode and said first electrode and between said third electrode and said first electrode upon the application of a fusing process; whereby should one of said second or third electrodes be defective, the other of said electrodes can be fused to said first electrode upon the application of a fusing process.
Claim 3
Dependent Claim 31 words
The anti-fuse device according to claim 1, wherein said second electrode is comprised of at least two electrode portion which are electrically isolated from each other by said first insulating layer.
Claim 4
Dependent Claim 19 words
The anti-fuse device according to claim 1, wherein said first insulating layer is made of a low-temperature oxide layer.
Claim 5
Dependent Claim 18 words
The anti-fuse device according to claim 1, wherein said impurity ion is P + type of impurity ion.
Claim 6
Dependent Claim 26 words
The anti-fuse device according to claim 1, wherein said second insulating layer is made of SiO 2 , Si 3 N 4 or silicon oxide nitride.
Claim 7
Dependent Claim 21 words
The anti-fuse device according to claim 1, wherein said second insulating layer is made of a dielectric material of amorphous silicon.
Claim 8
Dependent Claim 23 words
The anti-fuse device according to claim 1, wherein said second insulating layer is made of a composite interlayer including insulating and dielectric materials.

References Cited (Backward Citations)

US5148256A Cited
US5210598A Cited
US4914055A Cited
US5191550A Cited
US5311039A Cited
US5087958A Cited
US5508220A Cited
US5242851A Cited
US5233206A Cited
US5373169A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-08-03 2002-02-02 2002-08-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-08-03 2006-02-02 2006-08-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-08-03 2010-02-02 2010-08-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag