Patent US5896501A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5896501A Expired / Lapsed US ⏱️ 0.0 years remaining

Multiprocessor system and parallel processing method for processing data transferred between processors

Assignee: Fujitsu Ltd
•
Filing: 1997-02-04
•
Granted: 1999-04-20
•
Expires: 2017-02-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A parallel processing apparatus and method for processing data transferred between a plurality of processors each having a storage. Each of the plurality of processors corresponds a global virtual address in a global virtual memory space where a parallel processing between the plurality of processors is performed and a local virtual address in a local virtual memory space where an individual process in one of the processors is performed to an identical real address. Data is transferred from a first one of the plurality of processors to a second one of the plurality of processors by writing the data into the storage of the second processor according to the global virtual address or the local virtual address of the second processor, the second processor is notified of the global virtual address or the local virtual address of the transferred data, the notified global virtual address or the notified local virtual address is then translated into the real address which corresponds to the notified global virtual address or the notified local virtual address, data is read from the storage of the second processor to the second processor according to the translated real address, and the read data is calculated in the second processor.

Inventors

  • 👤 Masayuki Ikeda
  • 👤 Shigeru Nagasawa
  • 👤 Haruhiko Ueno
  • 👤 Naoki Shinjo
  • 👤 Teruo Utsumi
  • 👤 Kazushige Kobayakawa
  • 👤 Naoki Sueyasu
  • 👤 Kenichi Ishizaka
  • 👤 Masami Dewa
  • 👤 Moriyuki Takamura

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 06:15
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/10; G06F12/1072; G06F12/0223; G06F12/0284; G06F12/06; G06F12/0646; G06F12/0692; G06F15/00; G06F15/16; G06F15/163; G06F15/17

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 173 words
A parallel processing method for processing data transferred between a plurality of processors each having a storage, said method comprising the steps of: in each of said plurality of processors, corresponding a global virtual address in a global virtual memory space where a parallel processing between the plurality of processors is performed and a local virtual address in a local virtual memory space where an individual process in one of the plurality of processors is performed to an identical real address; transferring data from a first one of said plurality of processors to a second one of said plurality of processors by writing the data into the storage of the second processor according to the global virtual address of the second processor; notifying the second processor of the global virtual address of the transferred data; translating the notified global virtual address into the real address which corresponds to the notified global virtual address; and reading data from the storage of the second processor to the second processor according to the translated real address.
Claim 2
Dependent Claim 173 words
A parallel processing method for processing data transferred between a plurality of processors each having a storage, said method comprising the steps of: in each of said plurality of processors, corresponding a global virtual address in a global virtual memory space where a parallel processing between the plurality of processors is performed and a local virtual address in a local virtual memory space where an individual process in one of the plurality of processors is performed to an identical real address; transferring data from a first one of said plurality of processors to a second one of said plurality of processors by writing the data into the storage of the second processor according to the global virtual address of the second processor; notifying the second processor of the global virtual address of the transferred data; translating the notified global virtual address into the real address which corresponds to the notified global virtual address; and reading data from the storage of the second processor to the second processor according to the translated real address.
Claim 3
Dependent Claim 50 words
A method according to claim 1, wherein said step of transferring data between processors includes the step of introducing data necessary for a calculation into said global virtual memory space from said second processor and transferring the data from said global virtual memory space to said local virtual memory space.
Claim 4
Dependent Claim 80 words
A method according to claim 1, further comprising the steps of: storing access information indicating attributes for having access to the storage in said first processor and to the storage in said second processor in association with the data and storing space discrimination information for discriminating between said global virtual memory space and said local virtual memory space; and selecting one of said local virtual address translation and said global virtual address translation according to said stored space discrimination information.
Claim 5
Dependent Claim 48 words
A method according to claim 3, wherein said access information includes information specifying one of said processors that is to receive information about a transfer mode indicating whether data is written or read, and information about a length of data body, a transmitting address, and a receiving address.
Claim 6
Dependent Claim 185 words
A parallel processing apparatus for processing data transferred between a plurality of processors each having a storage, said apparatus comprising: address means, in each of said plurality of processors, for corresponding a global virtual address in a global virtual memory space where a parallel processing between the plurality of processors is performed and a local virtual address in a local virtual memory space where an individual process in one of the plurality of processors is performed to an identical real address; transfer means for transferring data from a first one of said plurality of processors to a second one of said plurality of processors by writing the data into the storage of the second processor according to the global virtual address of the second processor; notification means for notifying the second processor of the global virtual address of the transferred data; translation means for translating the notified global virtual address into the real address which corresponds to the notified global virtual address; and reading means for reading data from the storage of the second processor to the second processor according to the translated real address.
Claim 7
Dependent Claim 185 words
A parallel processing apparatus for processing data transferred between a plurality of processors each having a storage, said apparatus comprising: address means, in each of said plurality of processors, for corresponding a global virtual address in a global virtual memory space where a parallel processing between the plurality of processors is performed and a local virtual address in a local virtual memory space where an individual process in one of the plurality of processors is performed to an identical real address; transfer means for transferring data from a first one of said plurality of processors to a second one of said plurality of processors by writing the data into the storage of the second processor according to the global virtual address of the second processor; notification means for notifying the second processor of the global virtual address of the transferred data; translation means for translating the notified global virtual address into the real address which corresponds to the notified global virtual address; and reading means for reading data from the storage of the second processor to the second processor according to the translated real address.
Claim 8
Dependent Claim 54 words
An apparatus according to claim 5, wherein said transfer means, if data necessary for a calculation exists in said second processor, introduces said data necessary for said calculation into the global virtual memory space from said second processor and transfers the data from the global virtual memory space to said local virtual memory space.
Claim 9
Dependent Claim 86 words
An apparatus according to claim 5, further comprising: information storage means for storing access information indicating attributes for having access to the storage in said first processor and to the storage in said second processor in association with data and for storing space discrimination information for discriminating between said global virtual memory space and said local virtual selector means for selecting one of said local virtual address translation and said global virtual address translation according to the space discrimination information stored in said information storage means.
Claim 10
Dependent Claim 48 words
An apparatus according to claim 7, wherein said access information includes information specifying one of said processors that is to receive information about a transfer mode indicating whether data is written or read, and information about a length of data body, a transmitting address, and a receiving address.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-04-19 2002-10-19 2003-04-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-04-19 2006-10-19 2007-04-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-04-19 2010-10-19 2011-04-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag