US6154384A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Ternary content addressable memory cell
Assignee: Avago Technologies International Sales Pte Ltd
•
Filing: 1999-11-12
•
Granted: 2000-11-28
•
Expires: 2019-11-12
Abstract
Abstract A ternary content addressable memory (CAM) cell. For one embodiment, the ternary CAM cell includes a first memory cell, a compare circuit, a second memory cell and a mask circuit. The first memory cell is coupled to a first pair of bit lines that carries data to and from the first memory cell. The compare circuit receives comparand data on a pair of compare signal lines, and compares the comparand data with the data stored in the first memory cell. The compare circuit includes a pair of transistors and a match transistor. The pair of transistors receives the comparand data on the compare signal lines and also receives the data stored in the first memory cell. The match transistor determines the state of a match line. The second memory cell stores mask data that may mask the comparison result such that it does not affect the logical state of the match line.
Inventors
- 👤 Bindiganavale S. Nataraj
- 👤 Sandeep Khanna
- 👤 Varadarajan Srinivasan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 20:11
CPC Classifications
G; G11; G11C; G11C15/00; G11C15/04
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
124 words
A ternary content addressable memory (CAM) cell comprising: a first memory cell for storing data; a first pair of bit lines coupled to the first memory cell to carry the data to and from the first memory cell; a pair of compare signal lines for carrying comparand data; a match line; a second memory cell for storing mask data; a mask circuit coupled to the match line and the second memory cell to receive the mask data; and a compare circuit comprising: a pair of transistors coupled between the pair of compare signal lines and coupled to the first memory cell to receive the data; and a match transistor coupled to the pair of transistors and the mask circuit to receive the mask data.
Claim 2
Dependent Claim
124 words
A ternary content addressable memory (CAM) cell comprising: a first memory cell for storing data; a first pair of bit lines coupled to the first memory cell to carry the data to and from the first memory cell; a pair of compare signal lines for carrying comparand data; a match line; a second memory cell for storing mask data; a mask circuit coupled to the match line and the second memory cell to receive the mask data; and a compare circuit comprising: a pair of transistors coupled between the pair of compare signal lines and coupled to the first memory cell to receive the data; and a match transistor coupled to the pair of transistors and the mask circuit to receive the mask data.
Claim 3
Dependent Claim
90 words
The ternary CAM cell of claim 1, wherein the pair of transistors comprise: a first transistor having a first terminal coupled to a first one of the compare signal lines, a second terminal coupled to a node, and a third terminal coupled to receive the data from the first memory cell; and a second transistor having a first terminal coupled to a second one of the compare signal lines, a second terminal coupled to the node, and a third terminal coupled to receive the data from the first memory cell.
Claim 4
Dependent Claim
19 words
The ternary CAM cell of claim 1, further comprising a first word line coupled to the first memory cell.
Claim 5
Dependent Claim
20 words
The ternary CAM cell of claim 3, wherein the first word line is further coupled to the second memory cell.
Claim 6
Dependent Claim
19 words
The ternary CAM cell of claim 3, further comprising a second word line coupled to the second memory cell.
Claim 7
Dependent Claim
39 words
The ternary CAM cell of claim 1, further comprising a second pair of bit lines coupled to the second memory cell, the second pair of bit lines for carrying the mask data to and from the second memory cell.
Claim 8
Dependent Claim
31 words
The ternary CAM cell of claim 1, wherein the mask circuit comprises a mask transistor coupled in series with the match transistor between a power supply terminal and the match line.
Claim 9
Dependent Claim
90 words
A ternary content addressable memory (CAM) cell comprising: a first memory cell for storing data; a first pair of bit lines coupled to the first memory cell to carry the data to and from the first memory cell; a pair of compare signal lines for carrying comparand data; a second memory cell for storing mask data; means for comparing the data stored in the first memory cell with the mask data; and means for masking the comparison of the data stored in the first memory cell with the mask data.
Claim 10
Dependent Claim
90 words
A ternary content addressable memory (CAM) cell comprising: a first memory cell for storing data; a first pair of bit lines coupled to the first memory cell to carry the data to and from the first memory cell; a pair of compare signal lines for carrying comparand data; a second memory cell for storing mask data; means for comparing the data stored in the first memory cell with the mask data; and means for masking the comparison of the data stored in the first memory cell with the mask data.
Claim 11
Independent Claim
65 words
A method of operating a ternary content addressable memory (CAM) cell comprising: writing data to a first memory cell over a first pair of bit lines; comparing comparand data provided over a pair of compare signal lines with the data written to the first memory cell to generate a comparison result; and masking the comparison result from affecting the logical state of a match line.
Claim 12
Independent Claim
65 words
A method of operating a ternary content addressable memory (CAM) cell comprising: writing data to a first memory cell over a first pair of bit lines; comparing comparand data provided over a pair of compare signal lines with the data written to the first memory cell to generate a comparison result; and masking the comparison result from affecting the logical state of a match line.
Claim 13
Dependent Claim
21 words
The method of claim 9, further comprising writing mask data to a second memory cell circuit to receive the mask data.
Claim 14
Dependent Claim
22 words
The method of claim 10, wherein writing the mask data comprises writing the mask data over a second pair of bit lines.
Claim 15
Dependent Claim
25 words
The method of claim 10, further comprising simultaneously writing the data to the first memory cell and the mask data to the second memory cell.
Claim 16
Dependent Claim
27 words
The ternary CAM cell of claim 10, further comprising simultaneously reading the data from the first memory cell and the mask data from the second memory cell.
Claim 17
Dependent Claim
97 words
A ternary content addressable memory (CAM) cell comprising: a first memory cell for storing data; a second memory cell for storing mask data; a match line; a mask circuit coupled to the coupled to the match line and the second memory cell to receive the mask data; and a compare circuit comprising: a pair of transistors coupled to receive comparand data from a pair of signal lines and coupled to the first memory cell to receive the data; and a match transistor coupled to the pair of transistors and the mask circuit to receive the mask data.
Claim 18
Dependent Claim
97 words
A ternary content addressable memory (CAM) cell comprising: a first memory cell for storing data; a second memory cell for storing mask data; a match line; a mask circuit coupled to the coupled to the match line and the second memory cell to receive the mask data; and a compare circuit comprising: a pair of transistors coupled to receive comparand data from a pair of signal lines and coupled to the first memory cell to receive the data; and a match transistor coupled to the pair of transistors and the mask circuit to receive the mask data.
Claim 19
Dependent Claim
92 words
The ternary CAM cell of claim 14, wherein the pair of transistors comprise: a first transistor having a first terminal coupled to a first one of the pair of signal lines, a second terminal coupled to a node, and a third terminal coupled to receive the data from the first memory cell; and a second transistor having a first terminal coupled to a second one of the pair of signal lines, a second terminal coupled to the node, and a third terminal coupled to receive the data from the first memory cell.
Claim 20
Dependent Claim
19 words
The ternary CAM cell of claim 14, further comprising a first word line coupled to the first memory cell.
Claim 21
Dependent Claim
20 words
The ternary CAM cell of claim 16, wherein the first word line is further coupled to the second memory cell.
Claim 22
Dependent Claim
19 words
The ternary CAM cell of claim 16, further comprising a second word line coupled to the second memory cell.
Claim 23
Dependent Claim
31 words
The ternary CAM cell of claim 14, wherein the mask circuit comprises a mask transistor coupled in series with the match transistor between a power supply terminal and the match line.
References Cited (Backward Citations)
US5226005A
Cited
US5319590A
Cited
US5598115A
Cited
US5446685A
Cited
US5642114A
Cited
US5396449A
Cited
US5517441A
Cited
US5870324A
Cited
US5646878A
Cited
US5699288A
Cited
US5940852A
Cited
US5949696A
Cited
US5993363A
Cited
US6044005A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-11-28 | 2004-05-29 | 2004-11-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-11-28 | 2008-05-29 | 2008-11-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-11-28 | 2012-05-29 | 2012-11-28 | $7700.00 | Window Closed / Lapsed |