Patent US5045490A successfully refreshed from Google Patents.
US5045490A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making a pleated floating gate trench EPROM
Assignee: Texas Instruments Inc
•
Filing: 1990-08-21
•
Granted: 1991-09-03
•
Expires: 2010-08-21
Abstract
Abstract One embodiment of the invention provides an EPROM and a method of fabricating an EPROM with enhanced capacitive coupling. Trenched memory cells each comprise a pleat-shaped floating gate with the control gate nested in a fold of the floating gate to increase the coupling ratio with the control gate. As a result higher programming speed and improved cell density may be obtained for a given programming voltage. Formation of bit lines along trench walls results in lower bit lines resistivity for a given cell density.
Inventors
- 👤 Agerico L. Esquivel
- 👤 Allan T. Mitchell
- 👤 Howard L. Tigelaar
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 09:42
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/13; H10D62/149; H10D62/151; H10B; H10B69/00; H10D30/00; H10D30/60; H10D30/68; H10D30/681; H10D30/684; H10D30/685
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
239 words
A method for fabricating a memory device on a semiconductor structure, the device comprising an array of memory cells arranged in rows and columns along a first surface of the structure, each cell having a pleated floating gate, the method comprising the steps of: forming first and second trenches along at least a first column and beneath the first surface, said trenches each having first and second wall portions and a bottom portion, the trenches separated by a partition extending along the first surface, the partition defining a first wall in the first trench and a second wall in the second trench; depositing and diffusing a dose of dopant into the trenches in order to create a pair of bit lines along the first column, the bit lines including source and drain electrodes for each memory cell in the first column; forming a first dielectric layer over the wall portions and the bottom portion of each trench; forming a first conductive layer over the first dielectric layer and about the partition; selectively removing portions of the first conductive layer to create a floating gate for each cell in the first column each floating gate having a pleat draped about the substrate partition; forming a second dielectric layer over the floating gates in the first column; and forming a second conductive layer over the second dielectric layer to create a control gate over each floating gate in the first column.
Claim 2
Independent Claim
239 words
A method for fabricating a memory device on a semiconductor structure, the device comprising an array of memory cells arranged in rows and columns along a first surface of the structure, each cell having a pleated floating gate, the method comprising the steps of: forming first and second trenches along at least a first column and beneath the first surface, said trenches each having first and second wall portions and a bottom portion, the trenches separated by a partition extending along the first surface, the partition defining a first wall in the first trench and a second wall in the second trench; depositing and diffusing a dose of dopant into the trenches in order to create a pair of bit lines along the first column, the bit lines including source and drain electrodes for each memory cell in the first column; forming a first dielectric layer over the wall portions and the bottom portion of each trench; forming a first conductive layer over the first dielectric layer and about the partition; selectively removing portions of the first conductive layer to create a floating gate for each cell in the first column each floating gate having a pleat draped about the substrate partition; forming a second dielectric layer over the floating gates in the first column; and forming a second conductive layer over the second dielectric layer to create a control gate over each floating gate in the first column.
Claim 3
Dependent Claim
58 words
The method of claim 1 wherein the step of forming the control gates includes selectively removing portions of the second conductive layer to pattern a control gate over each floating gate, the method further including the step of forming a plurality of row lines each row line electrically connected to a different control gate in the first column.
Claim 4
Dependent Claim
62 words
The method of claim 2 wherein the structure is of a first conductivity type and the step of forming the trenches is accomplished by patterning an oxide mask over the first surface and then applying an anisotropic etchant, the bit lines being formed with a dopant of a second conductivity type along both wall portions and the bottom portion of the trench.
Claim 5
Dependent Claim
45 words
The method of claim 3 further comprising the step of performing an implant of the first conductivity type after forming the word lines in order to isolate the bit lines from one another in regions of the structure lying between different rows of memory cells.
Claim 6
Dependent Claim
24 words
The method of claim 4 wherein the control gate is formed about the pleat shaped contour of the floating gate to enhance capacitive coupling.
Claim 7
Dependent Claim
51 words
The method of claim 5 wherein the structure is of a p-type conductivity, the method further comprising the step of performing a p-type implant after forming the word lines in order to isolate the bit lines from one another in regions of the structure lying between different rows of memory cells.
References Cited (Backward Citations)
US4222062A
Cited
US4199772A
Cited
US4169291A
Cited
JPS53118981A
Cited
US4163988A
Cited
US4222063A
Cited
GB2069757A
Cited
JPS56126973A
Cited
US4364074A
Cited
US4542396A
Cited
JPS5961188A
Cited
JPS5978576A
Cited
US4590504A
Cited
JPS59154071A
Cited
JPS61144879A
Cited
US4763177A
Cited
US4713677A
Cited
US4774556A
Cited
US4814840A
Cited
US4698900A
Cited
US4892840A
Cited
US4975384A
Cited
US4975383A
Cited
US4979004A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-09-02 | 1995-03-04 | 1995-09-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-09-02 | 1999-03-04 | 1999-09-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-09-02 | 2003-03-04 | 2003-09-03 | $7700.00 | Window Closed / Lapsed |