Patent US6148364A successfully refreshed from Google Patents.
US6148364A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for cascading content addressable memory devices
Assignee: Avago Technologies International Sales Pte Ltd
•
Filing: 1997-12-30
•
Granted: 2000-11-14
•
Expires: 2017-12-30
Abstract
Abstract A method and apparatus for cascading content addressable memory (CAM) devices is disclosed. The method and apparatus may be particularly useful when depth cascading CAM devices that operate in a flow-through mode. In the flow-through mode, a compare instruction may be simultaneously provided to each CAM device in the cascade, and the match address, data stored at the matched location, or other status information may then be output to a common output data bus by the highest priority matching CAM device in the same cycle that the instruction is provided to the CAM devices. Each CAM device may have a cascade input and a cascade output to perform the cascade function. The cascade output of a higher priority CAM device may be connected to the cascade input of the next lower priority CAM device. The higher priority CAM device may assert a cascade signal on its cascade output at a predetermined time after receiving an input signal (e.g., a clock signal). Asserting the cascade signal may indicate that the higher priority CAM device has completed the compare instruction. When the lower priority CAM device detects that the cascade signal has been asserted on its cascade input, the lower priority CAM device may sample the match flag of the higher priority CAM device to determine if the lower priority CAM device may output its data to the common output data bus.
Inventors
- 👤 Varadarajan Srinivasan
- 👤 Bindiganavale S. Nataraj
- 👤 Sandeep Khanna
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 12:16
CPC Classifications
G; G11; G11C; G11C15/00; G11C15/04
Claims Analysis
Total Claims: 36
Claim 1
Independent Claim
97 words
A content addressable memory (CAM) device comprising: a CAM circuit for storing data; data inputs for providing comparand data for comparison with the data of the CAM circuit; a cascade circuit coupled to the CAM circuit; a match flag output coupled to the cascade circuit, the match flag output for providing a match flag output signal indicative of whether the comparand data matches the data of the CAM circuit; and a cascade output coupled to the cascade circuit, the cascade output for providing a cascade output signal indicative of when the match flag output signal is valid.
Claim 2
Dependent Claim
97 words
A content addressable memory (CAM) device comprising: a CAM circuit for storing data; data inputs for providing comparand data for comparison with the data of the CAM circuit; a cascade circuit coupled to the CAM circuit; a match flag output coupled to the cascade circuit, the match flag output for providing a match flag output signal indicative of whether the comparand data matches the data of the CAM circuit; and a cascade output coupled to the cascade circuit, the cascade output for providing a cascade output signal indicative of when the match flag output signal is valid.
Claim 3
Dependent Claim
41 words
The CAM device of claim 1, further comprising a cascade input coupled to the cascade circuit, the cascade input for receiving a cascade input signal from another CAM device indicative of when the other CAM device has completed a compare operation.
Claim 4
Dependent Claim
58 words
The CAM device of claim 2, further comprising a match flag input coupled to the cascade circuit, the match flag input for receiving a match flag input signal from the other CAM device, wherein the cascade input signal from the other CAM device further indicates when the match flag input signal from the other CAM device is valid.
Claim 5
Dependent Claim
84 words
The CAM device of claim 3, wherein the CAM circuit outputs an internal match flag signal indicative of whether the comparand data matches the data of the CAM circuit, and wherein the CAM device further comprises match flag output logic coupled to receive the internal match flag signal and coupled to the match flag input, wherein the match flag output logic is configured to generate the match flag output signal in response to the match flag input signal and the internal match flag signal.
Claim 6
Dependent Claim
76 words
The CAM device of claim 4, further comprising bus control logic coupled to the CAM circuit, the cascade input, and the match flag input, the bus control logic configured to output an address from the CAM device corresponding to the data of the CAM circuit that matches the comparand, the bus control logic configured to output the address in response to the match flag input signal, the cascade input signal and the internal match flag signal.
Claim 7
Dependent Claim
65 words
The CAM device of claim 2, wherein the cascade circuit comprises: a cascade signal generator configured to output an internal cascade signal in response to an input signal; and cascade output logic coupled to the cascade signal generator and the cascade input the cascade output logic configured to generate the cascade output signal in response to the internal cascade signal and the cascade input signal.
Claim 8
Dependent Claim
24 words
The CAM device of claim 1, further comprising a clock input coupled to the cascade circuit, the clock input for receiving a clock signal.
Claim 9
Dependent Claim
32 words
The CAM device of claim 7, wherein the match flag output signal and the cascade output signal are generated by the cascade circuit in a single clock cycle of the clock signal.
Claim 10
Dependent Claim
16 words
The CAM device of claim 1, further comprising an instruction decoder coupled to the CAM circuit.
Claim 11
Dependent Claim
20 words
The CAM device of claim 9, further comprising a timing generator coupled to the CAM circuit and the instruction decoder.
Claim 12
Dependent Claim
98 words
A content addressable memory (CAM) device comprising: a CAM circuit for storing data; data inputs for providing comparand data for comparison with the data of the CAM circuit, a cascade circuit coupled to the CAM circuit; a match flag input coupled to the cascade circuit, the match flag input for receiving a match flag input signal from another CAM device; and a cascade out coupled to the cascade circuit, the cascade input for receiving a cascade input signal from the other CAM device indicative of when the match flag input signal from the other CAM device is valid.
Claim 13
Dependent Claim
98 words
A content addressable memory (CAM) device comprising: a CAM circuit for storing data; data inputs for providing comparand data for comparison with the data of the CAM circuit, a cascade circuit coupled to the CAM circuit; a match flag input coupled to the cascade circuit, the match flag input for receiving a match flag input signal from another CAM device; and a cascade out coupled to the cascade circuit, the cascade input for receiving a cascade input signal from the other CAM device indicative of when the match flag input signal from the other CAM device is valid.
Claim 14
Dependent Claim
33 words
The CAM device of claim 11, wherein the cascade circuit is further configured to generate a match flag output signal indicative of whether the comparand data matches the data of the CAM circuit.
Claim 15
Dependent Claim
29 words
The CAM device of claim 12, wherein the cascade circuit is further configured to generate a cascade output signal that indicates when the match flag output signal is valid.
Claim 16
Dependent Claim
50 words
The CAM device of claim 12 a clock input coupled to the cascade circuit and the CAM circuit, the clock input for receiving a clock signal, wherein the cascade output signal and the match flag output are generated by the cascade circuit in a single cycle of the clock signal.
Claim 17
Dependent Claim
65 words
The CAM device of claim 11, wherein the cascade circuitry comprises: a cascade signal generator configured to output an internal cascade signal in response to an input signal; and cascade output logic coupled to the cascade signal generator, the cascade output logic configured to generate the cascade output signal in response to the internal cascade signal and a cascade input signal to the CAM device.
Claim 18
Dependent Claim
16 words
The CAM device of claim 15, wherein the the cascade signal generator comprises a one-shot circuit.
Claim 19
Dependent Claim
76 words
The CAM device of claim 11, further comprising bus control logic coupled to the CAM circuit, the cascade input, and the match flag input, the bus control logic configured to output an address from the CAM device corresponding to the data of the CAM circuit that matches the comparand, the bus control logic configured to output the address in response to the match flag input signal, the cascade input signal and the internal match flag signal.
Claim 20
Independent Claim
134 words
A system comprising: a first content addressable memory (CAM) device having a cascade output and a match flag output, the match flag output for providing a match flag output signal indicative of whether comparand data matches data of the first CAM device, the cascade output for providing a cascade output signal indicative of when the match flag output signal is valid; and a second content addressable memory (CAM) device coupled in a depth cascade configuration with the first CAM device, the second CAM device having a cascade input, a match flag input, and a cascade output, the cascade input of the second CAM device coupled to the cascade output of the first CAM device, the match flag input of the second CAM device coupled to the match flag output of the first CAM device.
Claim 21
Independent Claim
134 words
A system comprising: a first content addressable memory (CAM) device having a cascade output and a match flag output, the match flag output for providing a match flag output signal indicative of whether comparand data matches data of the first CAM device, the cascade output for providing a cascade output signal indicative of when the match flag output signal is valid; and a second content addressable memory (CAM) device coupled in a depth cascade configuration with the first CAM device, the second CAM device having a cascade input, a match flag input, and a cascade output, the cascade input of the second CAM device coupled to the cascade output of the first CAM device, the match flag input of the second CAM device coupled to the match flag output of the first CAM device.
Claim 22
Dependent Claim
14 words
The system of claim 18, wherein the system is incorporated into an integrated circuit.
Claim 23
Dependent Claim
52 words
The system of claim 18, wherein the second CAM device is configured to assert a cascade output signal to a logic state on its cascade output a predetermined amount of time after it receives at its cascade input the cascade output signal from the first CAM device asserted to the logic state.
Claim 24
Dependent Claim
23 words
The system of claim 20, wherein the first and second CAM device each have data outputs coupled to a common data output bus.
Claim 25
Dependent Claim
15 words
The CAM device of claim 21, wherein the cascade signal generator comprises a one-shot circuit.
Claim 26
Dependent Claim
46 words
The system of claim 21, wherein each CAM has data inputs coupled to a common data input bus, and wherein each CAM device is configured to simultaneously determine whether the comparand data provided on the data input bus data matches data of the respective CAM device.
Claim 27
Dependent Claim
36 words
The system of claim 23, wherein the second CAM device is configured to outputs its address of the matching data to the common data output bus if the first CAM device does not have a match.
Claim 28
Dependent Claim
60 words
The system of claim 24, wherein the second CAM device is configured to determine whether the comparand data provided on the data input bus data matches data of the CAM device in the same clock cycle of the clock signal that the second CAM is configured to outputs its address of the matching data to the common data output bus.
Claim 29
Independent Claim
111 words
A method of depth cascading first and second content addressable memory (CAM) devices comprising: instructing the first and second CAM devices to execute a compare operation between comparand data and first data stored in the first CAM device and second data stored in the second CAM device; providing a match flag signal from the first CAM device to the second CAM device, the match flag signal indicating whether the comparand data matches the first data; and providing a cascade output signal from the first CAM device to the second CAM device, the cascade output signal indicating when the the match flag signal is valid for sampling by the second CAM device.
Claim 30
Independent Claim
111 words
A method of depth cascading first and second content addressable memory (CAM) devices comprising: instructing the first and second CAM devices to execute a compare operation between comparand data and first data stored in the first CAM device and second data stored in the second CAM device; providing a match flag signal from the first CAM device to the second CAM device, the match flag signal indicating whether the comparand data matches the first data; and providing a cascade output signal from the first CAM device to the second CAM device, the cascade output signal indicating when the the match flag signal is valid for sampling by the second CAM device.
Claim 31
Dependent Claim
43 words
The method of claim 26, wherein the first and second memory devices have outputs coupled to a common output bus, and further comprising only the first CAM device outputting data to the common output bus when the comparand data matches the first data.
Claim 32
Dependent Claim
18 words
The method of claim 27, wherein the method is performed by the CAM devices in one clock cycle.
Claim 33
Dependent Claim
35 words
The method of claim 27, further comprising only the second CAM device outputting data to the common output bus when the comparand data matches the second data stored and does not match the first data.
Claim 34
Dependent Claim
14 words
The method of claim 29, wherein the method is performed in one clock cycle.
Claim 35
Independent Claim
78 words
A method of operating a content addressable memory (CAM) device comprising: instructing the CAM device to execute a compare operation between comparand data and data stored in the CAM device; generating a match flag signal from the CAM device, the match flag signal indicatative of whether the comparand data matches the data stored in the CAM device; and generating an output signal from the CAM device, the output signal indicating when the the match flag signal is valid.
Claim 36
Independent Claim
78 words
A method of operating a content addressable memory (CAM) device comprising: instructing the CAM device to execute a compare operation between comparand data and data stored in the CAM device; generating a match flag signal from the CAM device, the match flag signal indicatative of whether the comparand data matches the data stored in the CAM device; and generating an output signal from the CAM device, the output signal indicating when the the match flag signal is valid.
References Cited (Backward Citations)
US3257646A
Cited
US3353159A
Cited
US3602899A
Cited
US3685020A
Cited
US3675211A
Cited
US3705390A
Cited
US3868642A
Cited
US4112502A
Cited
US4244033A
Cited
US4472805A
Cited
US4523301A
Cited
US4670858A
Cited
US4646271A
Cited
US4646271B1
Cited
US4656626A
Cited
US4747080A
Cited
US4785398A
Cited
US4758982A
Cited
US4813002A
Cited
US4780845A
Cited
US4959811A
Cited
US4958377A
Cited
US4903234A
Cited
US4791606A
Cited
US4845668A
Cited
US5010516A
Cited
US5051948A
Cited
US4975873A
Cited
US4928260A
Cited
US5111427A
Cited
US4996666A
Cited
US5036486A
Cited
US5053991A
Cited
US5485418A
Cited
US5107501A
Cited
US5014195A
Cited
US5440709A
Cited
US5265100A
Cited
US5226005A
Cited
US5267213A
Cited
US5383146A
Cited
US5491703A
Cited
US5469161A
Cited
US5414704A
Cited
EP0660332A1
Cited
US5455576A
Cited
US5469378A
Cited
US5454094A
Cited
US5621677A
Cited
US5490102A
Cited
US5649149A
Cited
US5860085A
Cited
US5517441A
Cited
JPH08167295A
Cited
US5513134A
Cited
US5841874A
Cited
US5930359A
Cited
US5706224A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-11-14 | 2004-05-15 | 2004-11-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-11-14 | 2008-05-15 | 2008-11-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-11-14 | 2012-05-15 | 2012-11-14 | $7700.00 | Window Closed / Lapsed |