← Back to Patent Explorer
US5763299A Expired / Lapsed US ⏱️ 0.0 years remaining

Reduced leakage antifuse fabrication method

Assignee: Microsemi SoC Corp
•
Filing: 1996-03-12
•
Granted: 1998-06-09
•
Expires: 2016-03-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An antifuse includes an antifuse material disposed between a lower conductive electrode and an upper conductive electrode. The antifuse material includes a layer of amorphous silicon disposed between two layers of silicon nitride. A thin layer of silicon dioxide is disposed between the layer of amorphous silicon and one of the silicon nitride layers.

Inventors

  • 👤 John L. McCollum
  • 👤 Frank W. Hawley

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 04:32
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/49; H10W20/491

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 113 words
A method for fabricating an antifuse comprising the steps of: forming a lower conductive electrode; forming a first layer of silicon nitride on an upper surface of said lower conductive electrode; forming a layer of amorphous silicon on an upper surface of said first layer of silicon nitride; forming a layer of silicon dioxide on an upper surface of said layer of amorphous silicon said layer of silicon dioxide having a thickness of about 1 to about 300 angstroms; forming a second layer of silicon nitride on an upper surface of said layer of silicon dioxide; and forming an upper conductive electrode on an upper surface of said second layer of silicon nitride.
Claim 2
Independent Claim 113 words
A method for fabricating an antifuse comprising the steps of: forming a lower conductive electrode; forming a first layer of silicon nitride on an upper surface of said lower conductive electrode; forming a layer of amorphous silicon on an upper surface of said first layer of silicon nitride; forming a layer of silicon dioxide on an upper surface of said layer of amorphous silicon said layer of silicon dioxide having a thickness of about 1 to about 300 angstroms; forming a second layer of silicon nitride on an upper surface of said layer of silicon dioxide; and forming an upper conductive electrode on an upper surface of said second layer of silicon nitride.
Claim 3
Dependent Claim 63 words
The method of claim 1 further including the steps of stack etching outer edges of said first layer of silicon nitride, said layer of amorphous silicon, said layer of silicon dioxide, and said second layer of silicon nitride to form a stack and forming an oxide spacer in contact with a stack wall prior to the step of forming said upper conductive electrode.
Claim 4
Independent Claim 113 words
A method for fabricating an antifuse comprising the steps of: forming a lower conductive electrode; forming a first layer of silicon nitride on an upper surface of said lower conductive electrode; forming a layer of silicon dioxide on an upper surface of said first layer of silicon nitride said layer of silicon dioxide having a thickness of about 1 to about 300 angstroms; forming a layer of amorphous silicon on an upper surface of said layer of silicon dioxide; forming a second layer of silicon nitride on an upper surface of said layer of amorphous silicon; and forming an upper conductive electrode on an upper surface of said second layer of silicon nitride.
Claim 5
Independent Claim 113 words
A method for fabricating an antifuse comprising the steps of: forming a lower conductive electrode; forming a first layer of silicon nitride on an upper surface of said lower conductive electrode; forming a layer of silicon dioxide on an upper surface of said first layer of silicon nitride said layer of silicon dioxide having a thickness of about 1 to about 300 angstroms; forming a layer of amorphous silicon on an upper surface of said layer of silicon dioxide; forming a second layer of silicon nitride on an upper surface of said layer of amorphous silicon; and forming an upper conductive electrode on an upper surface of said second layer of silicon nitride.
Claim 6
Dependent Claim 63 words
The method of claim 3 further including the steps of stack etching outer edges of said first layer of silicon nitride, said layer of silicon dioxide, said layer of amorphous silicon, and said second layer of silicon nitride to form a stack and forming an oxide spacer in contact with a stack wall prior to the step of forming said upper conductive electrode.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-06-08 2001-12-08 2002-06-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-06-08 2005-12-08 2006-06-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-06-08 2009-12-08 2010-06-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag