US7002825B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Word line arrangement having segmented word lines
Assignee: SanDisk Technologies LLC
•
Filing: 2005-04-11
•
Granted: 2006-02-21
•
Expires: 2025-04-11
Abstract
Abstract A three-dimensional (3D) passive element memory cell array provides short word lines while still maintaining a small support circuit area for efficiency. Short, low resistance word line segments on two or more word line layers are connected together in parallel to form a given word line without use of segment switch devices between the word line segments. A shared vertical connection preferably connects the word line segments together and connects to a word line driver circuit disposed generally below the array near the word line. Each word line driver circuit preferably couples its word line either to an associated one of a plurality of selected bias lines or to an unselected bias line associated with the driver circuit, which selected bias lines are themselves decoded to provide for an efficient multi-headed word line decoder.
Inventors
- 👤 Roy E. Scheuerlein
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 12:56
CPC Classifications
G; G11; G11C; G11C8/00; G11C8/08; H; H10; H10B; H10B69/00
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
44 words
An integrated circuit comprising a programmable memory cell array, said memory array comprising a plurality of segmented word lines and a plurality of bit lines, said word lines having an end-to-end resistance which is at least 10× lower than that of the bit lines.
Claim 2
Dependent Claim
44 words
An integrated circuit comprising a programmable memory cell array, said memory array comprising a plurality of segmented word lines and a plurality of bit lines, said word lines having an end-to-end resistance which is at least 10× lower than that of the bit lines.
Claim 3
Dependent Claim
18 words
The integrated circuit of claim 1 wherein the memory array comprises a three-dimensional passive element memory cell array.
Claim 4
Dependent Claim
10 words
The integrated circuit of claim 2 comprising anti-fuse memory cells.
Claim 5
Dependent Claim
10 words
The integrated circuit of claim 2 comprising fuse memory cells.
Claim 6
Dependent Claim
28 words
The integrated circuit of claim 2 wherein the array is configured to simultaneously program a group of at least two memory cells associated with a single word line.
Claim 7
Dependent Claim
50 words
The integrated circuit of claim 1 wherein: each word line comprises at least one word line segment on each of at least two word line layers that are connected together; and each word line is operably coupled to an associated selected bias line traversing perpendicular to the word line segments.
Claim 8
Dependent Claim
58 words
The integrated circuit of claim 6 wherein each respective selected bias line is operably driven to a selected bias level by a respective first circuit arranged to initially drive the line from an unselected bias level toward the selected bias level, and by a second circuit for subsequently providing a lower impedance path to the selected bias level.
Claim 9
Dependent Claim
39 words
The integrated circuit of claim 7 wherein the respective second circuit for each respective selected bias line comprises a plurality of spatially distributed circuits operably coupling the respective selected bias line to a source of the selected bias level.
Claim 10
Dependent Claim
25 words
The integrated circuit of claim 2 wherein all word line segments for each respective word line are connected together by a respective single vertical connection.
Claim 11
Dependent Claim
25 words
The integrated circuit of claim 9 comprising word lines including a respective word line segment in each of two adjacent blocks of the memory array.
Claim 12
Dependent Claim
23 words
The integrated circuit of claim 6 wherein the word line segments on a given word line layer in each array block are interleaved.
Claim 13
Dependent Claim
30 words
The integrated circuit of claim 11 comprising word lines including a respective word line segment in each of two adjacent blocks of the memory array which share a vertical connection.
Claim 14
Dependent Claim
18 words
A computer readable medium encoding an integrated circuit, said encoded integrated circuit as recited in claim 1 .
Claim 15
Dependent Claim
78 words
An integrated circuit comprising a three-dimensional memory cell array, said array comprising a plurality of segmented word lines, each word line comprising at least one word line segment on each of at least two word line layers that are connected together, and further comprising a plurality of bit lines each at least 10× greater in length than individual word line segments, each memory cell being read by driving an associated word line and sensing an associated bit line.
Claim 16
Dependent Claim
78 words
An integrated circuit comprising a three-dimensional memory cell array, said array comprising a plurality of segmented word lines, each word line comprising at least one word line segment on each of at least two word line layers that are connected together, and further comprising a plurality of bit lines each at least 10× greater in length than individual word line segments, each memory cell being read by driving an associated word line and sensing an associated bit line.
Claim 17
Dependent Claim
60 words
The integrated circuit of claim 14 further comprising at least three word line layers, wherein at least some segmented word lines comprise connected-together word line segments on a first group of one or more word line layers, and at least some segmented word lines comprise connected-together word line segments on a second group of one or more word line layers.
Claim 18
Dependent Claim
25 words
The integrated circuit of claim 14 wherein all word line segments for each respective word line are connected together by a respective single vertical connection.
Claim 19
Dependent Claim
10 words
The integrated circuit of claim 14 comprising anti-fuse memory cells.
Claim 20
Dependent Claim
25 words
The integrated circuit of claim 16 comprising word lines including a respective word line segment in each of two adjacent blocks of the memory array.
Claim 21
Dependent Claim
23 words
The integrated circuit of claim 16 wherein the word line segments on a given word line layer in each array block are interleaved.
Claim 22
Dependent Claim
30 words
The integrated circuit of claim 19 comprising word lines including a respective word line segment in each of two adjacent blocks of the memory array which share a vertical connection.
Claim 23
Dependent Claim
18 words
A computer readable medium encoding an integrated circuit, said encoded integrated circuit as recited in claim 14 .
References Cited (Backward Citations)
EP0073486A2
Cited
US4602354A
Cited
US4646266A
Cited
US4868616A
Cited
EP0395886A2
Cited
US5301144A
Cited
US5429968A
Cited
US5315541A
Cited
US5568421A
Cited
US5621683A
Cited
US5751012A
Cited
US6163048A
Cited
US5926415A
Cited
US6004825A
Cited
US5835396A
Cited
US6055180A
Cited
US6005270A
Cited
US6130835A
Cited
US5991193A
Cited
EP0924709A2
Cited
US6185121B1
Cited
US6628564B1
Cited
US6185122B1
Cited
US6034882A
Cited
US6128214A
Cited
US6462979B2
Cited
US6631085B2
Cited
US20030027378A1
Cited
US6420215B1
Cited
US20030128581A1
Cited
US6363000B2
Cited
US6452860B2
Cited
US6445613B1
Cited
US6477077B2
Cited
US6515888B2
Cited
US20020028541A1
Cited
US6324093B1
Cited
US6335890B1
Cited
US6584006B2
Cited
US6490194B2
Cited
US6611453B2
Cited
US6356477B1
Cited
US6618295B2
Cited
US6567287B2
Cited
US6545898B1
Cited
US6522594B1
Cited
US6785157B2
Cited
US6525953B1
Cited
US6473328B1
Cited
US6498747B1
Cited
US6912152B2
Cited
US6687147B2
Cited
US20030235063A1
Cited
US20040002184A1
Cited
US6882557B2
Cited
US20040100852A1
Cited
US20040119122A1
Cited
US20040124415A1
Cited
US20040125629A1
Cited
US20040190359A1
Cited
US20040188714A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2009-02-20 | 2009-08-22 | 2010-02-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2013-02-20 | 2013-08-22 | 2014-02-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2017-02-20 | 2017-08-22 | 2018-02-21 | $7700.00 | Window Closed / Lapsed |