US7298665B2 — Dual-mode decoder circuit, integrated circuit mem…

Claim 1

Independent Claim 79 words

An integrated circuit comprising: a memory array having a first plurality of decoded lines traversing across the memory array in a first direction; a pair of decoder circuits, one decoder circuit coupled to each of the plurality of decoded lines at one respective location along said decoded lines, and the other decoder circuit coupled to each of the plurality of decoded lines at another respective location along said decoded lines, both decoder circuits coupled to receive like address information.

Claim 2

Dependent Claim 79 words

An integrated circuit comprising: a memory array having a first plurality of decoded lines traversing across the memory array in a first direction; a pair of decoder circuits, one decoder circuit coupled to each of the plurality of decoded lines at one respective location along said decoded lines, and the other decoder circuit coupled to each of the plurality of decoded lines at another respective location along said decoded lines, both decoder circuits coupled to receive like address information.

Claim 3

Dependent Claim 38 words

The integrated circuit as recited in claim 1 wherein during a normal operating mode, both decoder circuits are enabled in a forward decode mode to decode the address information and drive a selected one of the decoded lines.

Claim 4

Dependent Claim 33 words

The integrated circuit as recited in claim 1 wherein the pair of decoder circuits are respectively coupled to each of the plurality of decoded lines generally at opposite ends of said decoded lines.

Claim 5

Dependent Claim 29 words

The integrated circuit as recited in claim 1 wherein the memory array comprises a three-dimensional memory array having more than one plane of memory cells formed above a substrate.

Claim 6

Dependent Claim 18 words

The integrated circuit as recited in claim 1 wherein the plurality of decoded lines comprise global word lines.

Claim 7

Dependent Claim 31 words

The integrated circuit as recited in claim 5 wherein the global word lines are coupled to multi-headed local word line drivers associated with memory blocks traversed by the global word lines.

Claim 8

Dependent Claim 29 words

The integrated circuit as recited in claim 6 wherein the memory array comprises a three-dimensional memory array having more than one plane of memory cells formed above a substrate.

Claim 9

Dependent Claim 34 words

The integrated circuit as recited in claim 7 wherein the multi-headed local word line drivers are configured to simultaneously select local word lines on more than one word line layer of the memory array.

Claim 10

Dependent Claim 56 words

The integrated circuit as recited in claim 5 wherein one decoder has at least a forward decode mode of operation and the other has at least a reverse decode mode of operation, arranged so that one decoder may be enabled in the reverse decode mode when the other decoder is enabled in the forward decode mode.

Claim 11

Dependent Claim 23 words

The integrated circuit as recited in claim 1 wherein the plurality of decoded lines comprise local array lines coupled directly to memory cells.

Claim 12

Dependent Claim 56 words

The integrated circuit as recited in claim 1 wherein one decoder has at least a forward decode mode of operation and the other has at least a reverse decode mode of operation, arranged so that one decoder may be enabled in the reverse decode mode when the other decoder is enabled in the forward decode mode.

Claim 13

Dependent Claim 30 words

The integrated circuit as recited in claim 11 wherein at least one of the decoders has both a forward decode mode of operation and a reverse decode mode of operation.

Claim 14

Dependent Claim 35 words

The integrated circuit as recited in claim 12 wherein: both decoders include at least a forward decode mode of operation; and during a normal operating mode, both decoders are enabled in the forward decode mode.

Claim 15

Dependent Claim 25 words

The integrated circuit as recited in claim 12 wherein both decoders have a forward decode mode of operation and a reverse decode mode of operation.

Claim 16

Dependent Claim 23 words

The integrated circuit as recited in claim 14 wherein during a normal operating mode, both decoders are enabled in the forward decode mode.

Claim 17

Dependent Claim 29 words

The integrated circuit as recited in claim 14 wherein during a normal operating mode, one decoder is enabled in the forward decode mode and the other decoder is disabled.

Claim 18

Dependent Claim 65 words

The integrated circuit as recited in claim 14 wherein: during a first test mode, one decoder may be enabled in the reverse decode mode and the other decoder may be enabled in the forward decode mode; and during a second test mode, the other decoder may be enabled in the reverse decode mode and the one decoder may be enabled in the forward decode mode.

Claim 19

Dependent Claim 18 words

The integrated circuit as recited in claim 17 wherein the plurality of decoded lines comprise global word lines.

Claim 20

Dependent Claim 31 words

The integrated circuit as recited in claim 18 wherein the global word lines are coupled to multi-headed local word line drivers associated with memory blocks traversed by the global word lines.

Claim 21

Dependent Claim 29 words

The integrated circuit as recited in claim 17 wherein the memory array comprises a three-dimensional memory array having more than one plane of memory cells formed above a substrate.

Claim 22

Dependent Claim 34 words

The integrated circuit as recited in claim 17 wherein the multi-headed local word line drivers are configured to simultaneously select local word lines on more than one word line layer of the memory array.

Claim 23

Dependent Claim 24 words

The integrated circuit of claim 1 embodied in computer readable descriptive form suitable for use in design, test or fabrication of the integrated circuit.

Claim 24

Dependent Claim 84 words

An integrated circuit comprising: a memory array having a plurality of decoded lines traversing the memory array; first and second dual-mode decoder circuits respectively coupled to each end of the decoded lines; wherein, in a normal operating mode, both first and second decoders are configured to operate in a forward decode mode; and wherein, in a first test mode, the first decoder is configured to operate in the forward decode mode, and the second decoder is configured to operate in a reverse decode mode.

Claim 25

Dependent Claim 84 words

An integrated circuit comprising: a memory array having a plurality of decoded lines traversing the memory array; first and second dual-mode decoder circuits respectively coupled to each end of the decoded lines; wherein, in a normal operating mode, both first and second decoders are configured to operate in a forward decode mode; and wherein, in a first test mode, the first decoder is configured to operate in the forward decode mode, and the second decoder is configured to operate in a reverse decode mode.

Claim 26

Dependent Claim 39 words

The integrated circuit as recited in claim 23 wherein, in a second test mode, the first decoder is configured to operate in the reverse decode mode, and the second decoder is configured to operate in the forward decode mode.

Claim 27

Dependent Claim 29 words

The integrated circuit as recited in claim 23 wherein the memory array comprises a three-dimensional memory array having more than one plane of memory cells formed above a substrate.

Claim 28

Dependent Claim 18 words

The integrated circuit as recited in claim 23 wherein the plurality of decoded lines comprise global word lines.

Claim 29

Dependent Claim 31 words

The integrated circuit as recited in claim 26 wherein the global word lines are coupled to multi-headed local word line drivers associated with memory blocks traversed by the global word lines.

Claim 30

Independent Claim 110 words

A method for operating an integrated circuit including a memory array, said memory array including a plurality of decoded lines traversing across the memory array and further including a first and second decoder circuit respectively coupled to the plurality of decoded lines at respective different locations along said decoded lines, said method comprising the steps of: presenting address information to both the first and second decoder circuits; and in a normal operating mode, enabling both the first and second decoder circuits in a forward decode mode, thereby decoding the address information and driving a selected one of the plurality of decoded lines from said two different locations along said line.

Claim 31

Independent Claim 110 words

A method for operating an integrated circuit including a memory array, said memory array including a plurality of decoded lines traversing across the memory array and further including a first and second decoder circuit respectively coupled to the plurality of decoded lines at respective different locations along said decoded lines, said method comprising the steps of: presenting address information to both the first and second decoder circuits; and in a normal operating mode, enabling both the first and second decoder circuits in a forward decode mode, thereby decoding the address information and driving a selected one of the plurality of decoded lines from said two different locations along said line.

Claim 32

Dependent Claim 26 words

The method as recited in claim 28 wherein the first and second decoder circuits are respectively coupled to opposite ends of the plurality of decoded lines.

Claim 33

Dependent Claim 90 words

The method as recited in claim 28 further comprising: a first test mode comprising the steps of: enabling the first decoder circuit in the forward decode mode, thereby decoding the address information and driving a selected one of the plurality of decoded lines; and enabling the second decoder circuit in a reverse decode mode, thereby comparing the address information and the selected one of the plurality of decoded lines, and driving an output match signal if the address information corresponds to the selected one of the plurality of decoded lines.

Claim 34

Dependent Claim 17 words

The method as recited in claim 30 further comprising the step of sequencing through the address information.

Claim 35

Dependent Claim 90 words

The method as recited in claim 30 further comprising: a second test mode comprising the steps of: enabling the second decoder circuit in the forward decode mode, thereby decoding the address information and driving a selected one of the plurality of decoded lines; and enabling the first decoder circuit in the reverse decode mode, thereby comparing the address information and the selected one of the plurality of decoded lines, and driving the output match signal if the address information corresponds to the selected one of the plurality of decoded lines.

Claim 36

Independent Claim 138 words

A method for operating a memory array, said memory array including a plurality of decoded lines traversing across the memory array, said method comprising: providing a first decoder circuit coupled to each of the plurality of decoded lines at one respective location along said decoded lines, and a second decoder circuit coupled to each of the plurality of decoded lines at another respective location along said decoded lines, both first and second decoder circuits coupled to receive like address information; and configuring the first decoder circuit in a forward decode mode to decode the address information presented thereto and drive a selected one of the plurality of decoded lines, and configuring the second decoder in a reverse decode mode to assert an output match signal if the selected one of decoded lines corresponds to the same address information.

Claim 37

Independent Claim 138 words

A method for operating a memory array, said memory array including a plurality of decoded lines traversing across the memory array, said method comprising: providing a first decoder circuit coupled to each of the plurality of decoded lines at one respective location along said decoded lines, and a second decoder circuit coupled to each of the plurality of decoded lines at another respective location along said decoded lines, both first and second decoder circuits coupled to receive like address information; and configuring the first decoder circuit in a forward decode mode to decode the address information presented thereto and drive a selected one of the plurality of decoded lines, and configuring the second decoder in a reverse decode mode to assert an output match signal if the selected one of decoded lines corresponds to the same address information.

Claim 38

Dependent Claim 27 words

The method as recited in claim 33 wherein the first and second decoder circuits are respectively coupled generally to respective ends of the plurality of decoded lines.

Claim 39

Dependent Claim 20 words

The method as recited in claim 33 further comprising the step of sequencing through all combinations of the address information.

Claim 40

Dependent Claim 68 words

The method as recited in claim 33 further comprising the steps of configuring the second decoder circuit in a forward decode mode to thereby decode the address information presented thereto and drive a selected one of the decoded lines, and configuring the first decoder in a reverse decode mode to assert an output match signal if the selected one of decoded lines corresponds to the same address information.

Claim 41

Dependent Claim 79 words

An integrated circuit comprising: a memory array including a plurality of decoded lines traversing across the memory array; first means for decoding address information and driving a selected one of the plurality of decoded lines; and second means distinct from said first means for comparing the address information and the selected one of the plurality of decoded lines, and driving an output match signal if the address information corresponds to the selected one of the plurality of decoded lines.

Claim 42

Dependent Claim 79 words

An integrated circuit comprising: a memory array including a plurality of decoded lines traversing across the memory array; first means for decoding address information and driving a selected one of the plurality of decoded lines; and second means distinct from said first means for comparing the address information and the selected one of the plurality of decoded lines, and driving an output match signal if the address information corresponds to the selected one of the plurality of decoded lines.

Claim 43

Dependent Claim 27 words

The integrated circuit as recited in claim 37 wherein the first and second means are respectively coupled generally to opposite ends of the plurality of decoded lines.

Claim 44

Dependent Claim 52 words

The integrated circuit as recited in claim 37 wherein the first means further includes a capability for comparing the address information and a selected one of the plurality of decoded lines, and driving an output match signal if the address information corresponds to the selected one of the plurality of decoded lines.

Claim 45

Dependent Claim 29 words

The integrated circuit as recited in claim 37 wherein the memory array comprises a three-dimensional memory array having more than one plane of memory cells formed above a substrate.

Claim 46

Dependent Claim 64 words

A decoder circuit configured, in a first mode of operation, for decoding address information conveyed thereto and asserting a corresponding one of a plurality of decoded outputs, and further configured, in a second mode of operation, for asserting a match signal if the address information corresponds to an asserted one of the plurality of decoded outputs which is asserted external to the decoder circuit.

Claim 47

Dependent Claim 64 words

A decoder circuit configured, in a first mode of operation, for decoding address information conveyed thereto and asserting a corresponding one of a plurality of decoded outputs, and further configured, in a second mode of operation, for asserting a match signal if the address information corresponds to an asserted one of the plurality of decoded outputs which is asserted external to the decoder circuit.

Claim 48

Dependent Claim 69 words

The decoder circuit as recited in claim 41 further comprising: a plurality of multi-headed decoder circuits; and a plurality of bus lines which are used in the first mode of operation as bias lines for the plurality of multi-headed decoder circuits, and which bus lines, in the second mode of operation, are coupled to and driven by a group of decoded outputs which are driven external to the decoder.

Claim 49

Dependent Claim 26 words

The decoder circuit as recited in claim 42 wherein the multi-headed decoder circuits comprise individual decoder heads, each of which includes at most three transistor devices.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	2010-11-19	2011-05-21	2011-11-20	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	2014-11-19	2015-05-21	2015-11-20	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	2018-11-19	2019-05-21	2019-11-20	$7700.00	Window Closed / Lapsed

Dual-mode decoder circuit, integrated circuit memory array incorporating same, and related methods of operation

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag