US7177169B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Word line arrangement having multi-layer word line segments for three-dimensional memory array
Assignee: SanDisk Technologies LLC
•
Filing: 2005-04-11
•
Granted: 2007-02-13
•
Expires: 2025-04-11
Abstract
Abstract A three-dimensional (3D) passive element memory cell array provides short word lines while still maintaining a small support circuit area for efficiency. Short, low resistance word line segments on two or more word line layers are connected together in parallel to form a given word line without use of segment switch devices between the word line segments. A shared vertical connection preferably connects the word line segments together and connects to a word line driver circuit disposed generally below the array near the word line. Each word line driver circuit preferably couples its word line either to an associated one of a plurality of selected bias lines or to an unselected bias line associated with the driver circuit, which selected bias lines are themselves decoded to provide for an efficient multi-headed word line decoder.
Inventors
- 👤 Roy E. Scheuerlein
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 03:23
CPC Classifications
G; G11; G11C; G11C8/00; G11C8/08; H; H10; H10B; H10B69/00
Claims Analysis
Total Claims: 35
Claim 1
Independent Claim
77 words
An integrated circuit comprising a three-dimensional passive element memory cell array, said memory array comprising a plurality of segmented word lines, each segmented word line comprising at least one word line segment on each of at least two word line layers that are connected together in parallel, said memory array comprising memory cells respectively formed between a word line segment disposed on a word line layer and respective bit lines disposed on an associated bit line layer.
Claim 2
Dependent Claim
77 words
An integrated circuit comprising a three-dimensional passive element memory cell array, said memory array comprising a plurality of segmented word lines, each segmented word line comprising at least one word line segment on each of at least two word line layers that are connected together in parallel, said memory array comprising memory cells respectively formed between a word line segment disposed on a word line layer and respective bit lines disposed on an associated bit line layer.
Claim 3
Dependent Claim
33 words
The integrated circuit of claim 1 wherein each respective word line comprises at least one word line segment on each word line layer connected together by way of a respective single vertical connection.
Claim 4
Dependent Claim
39 words
The integrated circuit of claim 1 wherein said memory array comprises memory cells respectively formed between a word line segment disposed on a word line layer and respective bit lines disposed on each of two associated bit line layers.
Claim 5
Dependent Claim
20 words
The integrated circuit of claim 1 wherein each bit line layer is associated with at most one word line layer.
Claim 6
Dependent Claim
10 words
The integrated circuit of claim 1 comprising anti-fuse memory cells.
Claim 7
Dependent Claim
10 words
The integrated circuit of claim 1 comprising fuse memory cells.
Claim 8
Dependent Claim
28 words
The integrated circuit of claim 1 wherein the array is configured to simultaneously program a group of at least two memory cells associated with a single word line.
Claim 9
Dependent Claim
28 words
The integrated circuit of claim 7 wherein at most one memory cell of a simultaneously programmed group of memory cells is coupled to an individual word line segment.
Claim 10
Dependent Claim
26 words
The integrated circuit of claim 7 wherein each word line, when selected for programming, is driven by an N-channel transistor to a selected programming bias level.
Claim 11
Dependent Claim
30 words
The integrated circuit of claim 1 comprising word lines including a respective word line segment in each of two adjacent blocks of the memory array which share a vertical connection.
Claim 12
Dependent Claim
27 words
The integrated circuit of claim 1 wherein the memory array comprises a plurality of array blocks and the word line segments in each array block are interleaved.
Claim 13
Dependent Claim
30 words
The integrated circuit of claim 11 comprising word lines including a respective word line segment in each of two adjacent blocks of the memory array which share a vertical connection.
Claim 14
Dependent Claim
49 words
The integrated circuit of claim 11 further comprising a multi-headed word line decoder circuit having a plurality of select nodes, each select node being coupled to a respective group of at least one word line driver circuit for each respective one of at least three blocks of the array.
Claim 15
Dependent Claim
32 words
The integrated circuit of claim 13 including word lines respectively comprising at least one word line segment on each word line layer connected together by way of a respective single vertical connection.
Claim 16
Dependent Claim
28 words
The integrated circuit of claim 14 wherein the array is configured to simultaneously program a group of at least two memory cells associated with a single word line.
Claim 17
Dependent Claim
26 words
The integrated circuit of claim 15 wherein each word line, when selected for programming, is driven by an N-channel transistor to a selected programming bias level.
Claim 18
Dependent Claim
28 words
The integrated circuit of claim 1 wherein the array is configured to simultaneously program a group of at least two memory cells associated with a single word line.
Claim 19
Dependent Claim
26 words
The integrated circuit of claim 17 wherein each word line, when selected for programming, is driven by an N-channel transistor to a selected programming bias level.
Claim 20
Dependent Claim
49 words
The integrated circuit of claim 1 further comprising a multi-headed word line decoder circuit having a plurality of select nodes, each select node being coupled to a respective group of at least one word line driver circuit for each respective one of at least three blocks of the array.
Claim 21
Dependent Claim
57 words
The integrated circuit of claim 19 wherein: each block includes a respective plurality of N selected bias lines; and each select node of the multi-headed word line decoder circuit is coupled to a respective group of N word line driver circuits associated with a block, each coupled to a respective one of the N selected bias lines.
Claim 22
Dependent Claim
58 words
The integrated circuit of claim 20 wherein each respective selected bias line is operably driven to a selected bias level by a respective first circuit arranged to initially drive the line from an unselected bias level toward the selected bias level, and by a second circuit for subsequently providing a lower impedance path to the selected bias level.
Claim 23
Dependent Claim
39 words
The integrated circuit of claim 21 wherein the respective second circuit for each respective selected bias line comprises a plurality of spatially distributed circuits operably coupling the respective selected bias line to a source of the selected bias level.
Claim 24
Dependent Claim
26 words
The integrated circuit of claim 20 wherein each memory block includes an unselected bias line shared by all word line driver circuits associated with the block.
Claim 25
Dependent Claim
17 words
The integrated circuit of claim 1 wherein each of said bit lines traverses across an array block.
Claim 26
Dependent Claim
30 words
The integrated circuit of claim 1 wherein each of said bit lines is segmented, being operably coupled to an associated global bit line disposed on another layer of the array.
Claim 27
Independent Claim
157 words
A method for programming three-dimensional passive element memory cell array, said memory array comprising a plurality of segmented word lines, each segmented word line comprising at least one word line segment on each of at least two word line layers that are connected together in parallel, said memory array comprising memory cells respectively formed between a word line segment disposed on a word line layer and respective bit lines disposed on an associated bit line layer, said method comprising the steps of: selecting a word line in the array; selecting a bit line associated with the selected word line; coupling the selected word line to a source of a suitable programming bias level; and coupling the selected bit line to either a suitable programming bias level or an inhibit bias level in accordance with a data bit to be programmed, to thereby program a memory cell coupled between the selected bit line and the selected word line.
Claim 28
Independent Claim
157 words
A method for programming three-dimensional passive element memory cell array, said memory array comprising a plurality of segmented word lines, each segmented word line comprising at least one word line segment on each of at least two word line layers that are connected together in parallel, said memory array comprising memory cells respectively formed between a word line segment disposed on a word line layer and respective bit lines disposed on an associated bit line layer, said method comprising the steps of: selecting a word line in the array; selecting a bit line associated with the selected word line; coupling the selected word line to a source of a suitable programming bias level; and coupling the selected bit line to either a suitable programming bias level or an inhibit bias level in accordance with a data bit to be programmed, to thereby program a memory cell coupled between the selected bit line and the selected word line.
Claim 29
Dependent Claim
66 words
The method of claim 26 further comprising: selecting a second bit line associated with the selected word line; and coupling the second selected bit line to either a suitable programming bias level or an inhibit bias level in accordance with a second data bit to be programmed, to thereby program a second memory cell coupled between the second selected bit line and the selected word line.
Claim 30
Dependent Claim
13 words
The method of claim 26 wherein the memory cells comprise anti-fuse memory cells.
Claim 31
Dependent Claim
79 words
The method of claim 26 wherein coupling the selected word line comprises: driving the selected word line to a selected bias line; and driving the selected bias line to the source of the suitable programming bias level by a respective first circuit arranged to initially drive the selected bias line from an unselected bias level toward the suitable programming bias level, and by a second circuit for subsequently providing a lower impedance path to the suitable programming bias level.
Claim 32
Dependent Claim
86 words
A computer readable medium encoding an integrated circuit, said encoded integrated circuit comprising a three-dimensional passive element memory cell array, said memory array comprising a plurality of segmented word lines, each segmented word line comprising at least one word line segment on each of at least two word line layers that are connected together in parallel, said memory array comprising memory cells respectively formed between a word line segment disposed on a word line layer and respective bit lines disposed on an associated bit line layer.
Claim 33
Dependent Claim
86 words
A computer readable medium encoding an integrated circuit, said encoded integrated circuit comprising a three-dimensional passive element memory cell array, said memory array comprising a plurality of segmented word lines, each segmented word line comprising at least one word line segment on each of at least two word line layers that are connected together in parallel, said memory array comprising memory cells respectively formed between a word line segment disposed on a word line layer and respective bit lines disposed on an associated bit line layer.
Claim 34
Dependent Claim
34 words
The computer readable medium of claim 30 wherein each respective word line comprises at least one word line segment on each word line layer connected together by way of a respective single vertical connection.
Claim 35
Dependent Claim
16 words
The computer readable medium of claim 30 wherein the encoded integrated circuit comprises fuse memory cells.
References Cited (Backward Citations)
EP0073486A2
Cited
US4602354A
Cited
US4646266A
Cited
US4868616A
Cited
EP0395886A2
Cited
US5301144A
Cited
US5429968A
Cited
US5315541A
Cited
US5568421A
Cited
US5621683A
Cited
US5751012A
Cited
US6163048A
Cited
US5734609A
Cited
US5909393A
Cited
US5926415A
Cited
US6004825A
Cited
US6266275B1
Cited
US5835396A
Cited
US5969990A
Cited
US6055180A
Cited
US6005270A
Cited
US6115287A
Cited
US6130835A
Cited
US5991193A
Cited
EP0924709A2
Cited
US6185121B1
Cited
US6628564B1
Cited
US6034882A
Cited
US6185122B1
Cited
US6780711B2
Cited
US20040125653A1
Cited
US6128214A
Cited
US6411548B1
Cited
US6462979B2
Cited
US6420215B1
Cited
US20030027378A1
Cited
US20030128581A1
Cited
US6631085B2
Cited
US6888750B2
Cited
US6754102B2
Cited
US6363000B2
Cited
US6452860B2
Cited
US6445613B1
Cited
US6477077B2
Cited
US6777773B2
Cited
US6515888B2
Cited
US20020028541A1
Cited
US6324093B1
Cited
US6335890B1
Cited
US6490194B2
Cited
US6611453B2
Cited
US6584006B2
Cited
US6356477B1
Cited
US6545898B1
Cited
US6567287B2
Cited
US6618295B2
Cited
US6522594B1
Cited
US20050018485A1
Cited
US6785157B2
Cited
US6525953B1
Cited
US6473328B1
Cited
US20030095448A1
Cited
US20030109093A1
Cited
US6542407B1
Cited
US6498747B1
Cited
US6912152B2
Cited
US6687147B2
Cited
US20030214835A1
Cited
US20030227795A1
Cited
US20030235063A1
Cited
US20040002184A1
Cited
US20040057276A1
Cited
US6882557B2
Cited
US20040100852A1
Cited
US6849905B2
Cited
US20040119122A1
Cited
US20040125629A1
Cited
US20040124415A1
Cited
US6845042B2
Cited
US20040188714A1
Cited
US20040190359A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2010-02-12 | 2010-08-14 | 2011-02-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2014-02-12 | 2014-08-14 | 2015-02-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2018-02-12 | 2018-08-14 | 2019-02-13 | $7700.00 | Window Closed / Lapsed |